


JV42-DN Block Diagram

Project code: 91.4HD01.001
 PCB P/N : 48.4GX01.0SA
 PCB 版號 : 09919 SA
 REVISION : PCB STACKUP

TOP _____
 VCC _____
 S _____
 S _____
 GND _____
 BOTTOM _____





SYSTEM DC/DC RT8223 46	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (5.5A)
	3D3V_S5 (5A)
SYSTEM DC/DC RT8209E 47	
5V_S5	1D5V_S3 (14A)
RT9026 47	
5V_S5	0D75_S3 (1.2A)
SYSTEM DC/DC RT8209E 48	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (11A)
RT9025 48	
3D3V_S5	1D1V_S5 (1.4A)
RT9025 49	
5V_S5	1D1V_VGA
RT9161 49	
3D3V_S0	2D5V_S0 (200mA)
RT9025 49	
1D5V_S3	1D05V_S0 (1.4A)
CHARGER BQ24745 50	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
	UP+5V 5V 100mA
CPU DC/DC ISL6265AHR 45	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.55V 18A
	VDDNB 0~1.55V 4A

<http://mycomp.su/xl>








UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
History			
Size	Document Number		Rev
A3	JV42-DN		SA
Date: Thursday, November 05, 2009		Sheet	2 of 63






Due to PLL issue on current clock chip, the SBLink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



SEL_27	1*	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
REF2	0	100MHz differential spreading SRC clock
SEL_SATA	1	100MHz non-spreading differential SATA clock
REF1	0*	100MHz differential spreading SRC clock
SEL_HTT66	1	66MHz 3.3V single ended HTT clock
REF0	0*	100MHz differential HTT clock



NB CLOCK INPUT TABLE

NB CLOCKS	RS880M
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF

* RS880M can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.


UMA

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CLKGEN ICS9LPRS480**

Size: **A3** Document Number: **JV42-DN** Rev: **SA**





Date: **Wednesday, November 25, 2009** Sheet: **3** of **63**



UMA

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU HT LINK I/F (1/4)		
Size	Document Number	Rev
A3	JV42-DN	SA
Date:	Thursday, November 05, 2009	Sheet 4 of 63



62.10055.111


62.10055.111

UMA
緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			62.10055.111		
Size			A3		
Document Number			JV42-DN		
Date			Thursday, November 05, 2009		
Rev			SA		
Sheet			5 of 63		



ACPU1F			
AA4	VSS1	VSS66	J6
AA11	VSS2	VSS67	J8
AA13	VSS3	VSS68	J10
AA15	VSS4	VSS69	J12
AA17	VSS5	VSS70	J14
AA19	VSS6	VSS71	J16
AB2	VSS7	VSS72	J18
AB9	VSS8	VSS73	K2
AB23	VSS9	VSS74	K9
AB25	VSS10	VSS75	K11
AC11	VSS12	VSS77	K13
AC13	VSS13	VSS78	K15
AC15	VSS14	VSS79	K17
AC19	VSS15	VSS81	L6
AC21	VSS16	VSS82	L10
AD6	VSS18	VSS83	L12
AD8	VSS19	VSS84	L14
AD25	VSS20	VSS85	L16
AE13	VSS22	VSS86	M7
AE15	VSS23	VSS87	M9
AE17	VSS24	VSS88	AC6
AE19	VSS25	VSS89	M17
AE21	VSS26	VSS91	N4
AE23	VSS27	VSS92	N6
B4	VSS28	VSS93	N10
B6	VSS29	VSS94	N16
B8	VSS30	VSS95	N18
B9	VSS31	VSS96	P2
B11	VSS32	VSS97	P7
B12	VSS33	VSS98	P11
B15	VSS34	VSS99	P17
B19	VSS35	VSS100	R8
B21	VSS36	VSS101	R10
B23	VSS37	VSS102	R16
B25	VSS38	VSS103	R18
B25	VSS39	VSS104	R18
D6	VSS40	VSS105	T7
D9	VSS41	VSS106	T11
D11	VSS42	VSS107	T13
D13	VSS43	VSS108	L18
D15	VSS44	VSS109	T17
D17	VSS45	VSS110	U4
D19	VSS46	VSS111	U6
D21	VSS47	VSS112	U8
D23	VSS48	VSS113	U10
D25	VSS49	VSS114	U12
E4	VSS50	VSS115	U14
E2	VSS52	VSS117	U16
E11	VSS53	VSS118	U18
F15	VSS54	VSS119	V2
F17	VSS55	VSS120	V9
F25	VSS56	VSS121	V11
F19	VSS57	VSS122	V13
F21	VSS58	VSS123	V13
F23	VSS59	VSS124	V15
H7	VSS60	VSS125	V17
H9	VSS61	VSS126	W6
H21	VSS62	VSS127	Y21
H23	VSS63	VSS128	Y23
J4	VSS64	VSS129	N6
	VSS65		

62.10055.111






62.10055.111

<http://my.computer.com>




1030 for HDMI function

GTXP15	UMA	C552	SCD1U16V2KX-3GP	HDMI_DATA2+	21
GTXP15	UMA	C549	SCD1U16V2KX-3GP	HDMI_DATA2-	21
GTXP14	UMA	C561	SCD1U16V2KX-3GP	HDMI_DATA1+	21
GTXP14	UMA	C554	SCD1U16V2KX-3GP	HDMI_DATA1-	21
GTXP13	UMA	C563	SCD1U16V2KX-3GP	HDMI_DATA0+	21
GTXP13	UMA	C560	SCD1U16V2KX-3GP	HDMI_DATA0-	21
GTXP12	UMA	C569	SCD1U16V2KX-3GP	HDMI_CLK+	21
GTXP12	UMA	C565	SCD1U16V2KX-3GP	HDMI_CLK-	21



RS780M Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1



UMA


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Ta Wu Rd., Hsinchiu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-RS880M_HT LINK&PCIE(1/3)**

Size: **JV42-DN**

Date: Thursday, November 05, 2009

Sheet 8 of 63



STRAP_DEBUG_BUS_GPIO_ENABLEB
 Enables the Test Debug Bus using GPIO. (PIN: RS880M--> VSYNC#)
 * 1 : Disable 0 : Enable

RS880: Enables Side port memory (RS880 use HSYNC#)
 * 1 : Disable 0 : Enable

SUS_STAT#
 Selects Loading of STRAPS from EEPROM
 * 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected,
 or use default values if not connected

TXOUT_L0P A22 >>> GMCH_TXAOUT0- 18
TXOUT_L0N B22 >>> GMCH_TXAOUT0- 18
TXOUT_L1P A21 >>> GMCH_TXAOUT1- 18
TXOUT_L1N B21 >>> GMCH_TXAOUT1- 18
TXOUT_L2P A20 >>> GMCH_TXAOUT2- 18
TXOUT_L2N B20 >>> GMCH_TXAOUT2- 18
TXOUT_L3P A19 >>> GMCH_TXAOUT2- 18
TXOUT_L3N B19 >>> GMCH_TXAOUT2- 18

TXOUT_U0P B18 >>> GMCH_TXAOUT0- 18
TXOUT_U0N A18 >>> GMCH_TXAOUT0- 18
TXOUT_U1P B17 >>> GMCH_TXAOUT1- 18
TXOUT_U1N A17 >>> GMCH_TXAOUT1- 18
TXOUT_U2P B16 >>> GMCH_TXAOUT2- 18
TXOUT_U2N A16 >>> GMCH_TXAOUT2- 18
TXOUT_U3P B15 >>> GMCH_TXAOUT2- 18
TXOUT_U3N A15 >>> GMCH_TXAOUT2- 18

TXCLK_LP B16 >>> GMCH_TXACLK+ 18
TXCLK_LN A16 >>> GMCH_TXACLK+ 18
TXCLK_UP B17 >>> GMCH_TXACLK+ 18
TXCLK_UN A17 >>> GMCH_TXACLK+ 18

VDDLTP18 A13 1D8V_S0_VDDLTP18
VSSLTP18 B13



VDDL18_1 A15 Do Not Stuff
VDDL18_2 B15
VDDL33_1 A14 Do Not Stuff
VDDL33_2 B14

VSSLT1 C14
VSSLT2 C15
VSSLT3 C16
VSSLT4 C18
VSSLT5 C20
VSSLT6 C22









LVDS_DIGON E9 >>> GMCH_LVDDC_VDD_ON 19
LVDS_BLON F7 >>> GMCH_BL_PWM 19
LVDS_ENA_BL G12 >>> LVDS_ENA_BL 18

TMDS_HPD D9 >>> HDMI_DETECT# 21
HPD D10 >>> HDMI_DETECT# 21

SUS_STAT# D12 >>> SUS_STAT#
TESTMODE_NB D13 >>> TESTMODE_NB



Depend on SB820 Ver.
Very Close to SB820



UMA

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-SB820 SATA-IDE (3/5)**

Size: **A3** Document Number: **JV42-DN** Rev: **SA**



Date: Thursday, November 19, 2009 Sheet 13 of 63

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.

0909

1027 For AMD review request

0909



GROUND

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ATI-SB820 POWER&GND (4/5)**

Size: Custom Document Number: **JV42-DN** Rev: SA

Date: Tuesday, November 10, 2009 Sheet: 14 of 63


REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



1002

DEBUG STRAPS



	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIe Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED DEFAULT	CLKGEN ENABLED DEFAULT	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIe Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED	CLKGEN DISABLED	PERFORMANCE MODE DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT

UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: ATI-SB820 STRAPPING (5/5)			
Size: A3	Document Number: JV42-DN		Rev: SA
Date: Wednesday, November 18, 2009 Sheet 15 of 63			

5 MEM_MA_ADD0	98	A0
5 MEM_MA_ADD1	97	A1
5 MEM_MA_ADD2	96	A2
5 MEM_MA_ADD3	95	A3
5 MEM_MA_ADD4	94	A4
5 MEM_MA_ADD5	91	A5
5 MEM_MA_ADD6	90	A6
5 MEM_MA_ADD7	86	A7
5 MEM_MA_ADD8	89	A8
5 MEM_MA_ADD9	85	A9
5 MEM_MA_ADD10	107	A10/AP
5 MEM_MA_ADD11	84	A11
5 MEM_MA_ADD12	83	A12
5 MEM_MA_ADD13	119	A13
5 MEM_MA_ADD14	80	A14
5 MEM_MA_ADD15	78	A15
	79	A16/BA2
5 MEM_MA_BANK2	109	BA0
5 MEM_MA_BANK0	108	BA1
5 MEM_MA_BANK1		
5 MEM_MA_DATA0	5	DQ0
5 MEM_MA_DATA1	7	DQ1
5 MEM_MA_DATA2	15	DQ2
5 MEM_MA_DATA3	17	DQ3
5 MEM_MA_DATA4	4	DQ4
5 MEM_MA_DATA5	6	DQ5
5 MEM_MA_DATA6	16	DQ6
5 MEM_MA_DATA7	18	DQ7
5 MEM_MA_DATA8	21	DQ8
5 MEM_MA_DATA9	23	DQ9
5 MEM_MA_DATA10	33	DQ10
5 MEM_MA_DATA11	34	DQ11
5 MEM_MA_DATA12	35	DQ12
5 MEM_MA_DATA13	24	DQ13
5 MEM_MA_DATA14	34	DQ14
5 MEM_MA_DATA15	36	DQ15
5 MEM_MA_DATA16	39	DQ16
5 MEM_MA_DATA17	41	DQ17
5 MEM_MA_DATA18	53	DQ18
5 MEM_MA_DATA19	40	DQ19
5 MEM_MA_DATA20	42	DQ20
5 MEM_MA_DATA21	50	DQ21
5 MEM_MA_DATA22	52	DQ22
5 MEM_MA_DATA23	57	DQ23
5 MEM_MA_DATA24	59	DQ24
5 MEM_MA_DATA25	60	DQ25
5 MEM_MA_DATA26	67	DQ26
5 MEM_MA_DATA27	69	DQ27
5 MEM_MA_DATA28	58	DQ28
5 MEM_MA_DATA29	68	DQ29
5 MEM_MA_DATA30	70	DQ30
5 MEM_MA_DATA31	129	DQ31
5 MEM_MA_DATA32	131	DQ32
5 MEM_MA_DATA33	132	DQ33
5 MEM_MA_DATA34	141	DQ34
5 MEM_MA_DATA35	143	DQ35
5 MEM_MA_DATA36	130	DQ36
5 MEM_MA_DATA37	132	DQ37
5 MEM_MA_DATA38	140	DQ38
5 MEM_MA_DATA39	142	DQ39
5 MEM_MA_DATA40	147	DQ40
5 MEM_MA_DATA41	149	DQ41
5 MEM_MA_DATA42	157	DQ42
5 MEM_MA_DATA43	159	DQ43
5 MEM_MA_DATA44	146	DQ44
5 MEM_MA_DATA45	148	DQ45
5 MEM_MA_DATA46	158	DQ46
5 MEM_MA_DATA47	160	DQ47
5 MEM_MA_DATA48	163	DQ48
5 MEM_MA_DATA49	165	DQ49
5 MEM_MA_DATA50	166	DQ50
5 MEM_MA_DATA51	177	DQ51
5 MEM_MA_DATA52	164	DQ52
5 MEM_MA_DATA53	166	DQ53
5 MEM_MA_DATA54	174	DQ54
5 MEM_MA_DATA55	176	DQ55
5 MEM_MA_DATA56	181	DQ56
5 MEM_MA_DATA57	183	DQ57
5 MEM_MA_DATA58	191	DQ58
5 MEM_MA_DATA59	193	DQ59
5 MEM_MA_DATA60	180	DQ60
5 MEM_MA_DATA61	182	DQ61
5 MEM_MA_DATA62	192	DQ62
5 MEM_MA_DATA63	194	DQ63
5 MEM_MA_DQS0_N	19	DQS0#
5 MEM_MA_DQS1_N	22	DQS1#
5 MEM_MA_DQS2_N	45	DQS2#
5 MEM_MA_DQS3_N	62	DQS3#
5 MEM_MA_DQS4_N	130	DQS4#
5 MEM_MA_DQS5_N	152	DQS5#
5 MEM_MA_DQS6_N	169	DQS6#
5 MEM_MA_DQS7_N	186	DQS7#
5 MEM_MA_DQS0_P	12	DQS0
5 MEM_MA_DQS1_P	29	DQS1
5 MEM_MA_DQS2_P	47	DQS2
5 MEM_MA_DQS3_P	64	DQS3
5 MEM_MA_DQS4_P	137	DQS4
5 MEM_MA_DQS5_P	154	DQS5
5 MEM_MA_DQS6_P	171	DQS6
5 MEM_MA_DQS7_P	188	DQS7
5 MEM_MA_ODT0	116	ODT0
5 MEM_MA_ODT1	120	ODT1
	126	VREF_CA
		VREF_DQ
	30	RESET#
	203	VTT1
	204	VTT2

STANDARD TYPE





















DDR3-204P-53-GP
62.10017.P91
2ND = 62.10017.V91
3RD = 62.10017.V41





NP1	NP1
NP2	NP2
RAS#	110
WE#	113
CAS#	115
CS0#	114
CS1#	121
CKE0	73
CKE1	74
CK0	101
CK0#	103
CK1	102
CK1#	104
DM0	11
DM1	28
DM2	46
DM3	63
DM4	136
DM5	153
DM6	170
DM7	187
SDA	200
SCL	202
EVENT#	198
VDDSPD	199
SA0	197
SA1	201
NC#1	77
NC#2	122
NC#TEST	125
VDD1	75
VDD2	76
VDD3	81
VDD4	82
VDD5	87
VDD6	88
VDD7	93
VDD8	94
VDD9	99
VDD10	100
VDD11	105
VDD12	106
VDD13	111
VDD14	112
VDD15	117
VDD16	118
VDD17	123
VDD18	124
VSS	3
VSS	8
VSS	9
VSS	13
VSS	14
VSS	19
VSS	20
VSS	25
VSS	26
VSS	31
VSS	32
VSS	37
VSS	38
VSS	43
VSS	44
VSS	48
VSS	49
VSS	54
VSS	55
VSS	60
VSS	61
VSS	65
VSS	66
VSS	72
VSS	77
VSS	127
VSS	128
VSS	133
VSS	134
VSS	138
VSS	139
VSS	144
VSS	145
VSS	150
VSS	151
VSS	155
VSS	156
VSS	161
VSS	162
VSS	167
VSS	168
VSS	172
VSS	173
VSS	178
VSS	179
VSS	184
VSS	185
VSS	189
VSS	190
VSS	195
VSS	196
VSS	205
VSS	206

Layout Note:
Place these Caps near SO-DIMMA.

1001

MEM_MA_RAS#	5
MEM_MA_WE#	5
MEM_MA_CAS#	5
MEM_MA_CS0#	5
MEM_MA_CS1#	5
MEM_MA_CKE0	5
MEM_MA_CKE1	5
MEM_MA_CLK0_P	5
MEM_MA_CLK0_N	5
MEM_MA_CLK1_P	5
MEM_MA_CLK1_N	5
MEM_MA_DM0	5
MEM_MA_DM1	5
MEM_MA_DM2	5
MEM_MA_DM3	5
MEM_MA_DM4	5
MEM_MA_DM5	5
MEM_MA_DM6	5
MEM_MA_DM7	5
SMBD0_SB	3,12,17
SMBD0_SB	3,12,17





REVERSE TYPE

0924

DDR3-204P-99-GP
62.10017.V01
 2ND = 62.10017.V31
3RD = 62.10017.M41

UMA



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDRIII SO-DIMM SKT 2**

Size: Custom Document Number: **JV42-DN** Rev: SA

Date: Thursday, November 05, 2009 Sheet 17 of 63

1019 參考AMD 公版線路



Truth Table

Function	SEL
A _N to N _B 1	L
A _N to N _B 2	H

\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A


H = HIGH Logic Level L = LOW Logic Level

Function Table


Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level


1023



0924




None PX




None PX


0924



None PX




None PX




None PX

1026




0924




L=>0 -UMA
H=>1 -DIS

1023



1016



L=>B0 -UMA
H=>B1 -DIS


LCD/INVERTER/CCD CONN

Change PX

0922



Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND



0929 del CCD CON

1026



UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD CONN**

Size	Document Number	Rev
Custom	JV42-DN	SA


Date: Thursday, November 05, 2009 Sheet 19 of 63

Layout Note:
Place these resistors close to the CRT-out connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR




- 6
- 7
- 8
- 9
- 4
- 10
- 5

1012



0924


DDC_CLK & DATA level shift



Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A



H = HIGH Logic Level
L = LOW Logic Level




UMA
緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

SATA Connector

0923





UMA

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
HDD	
Size	Document Number
JV42-DN	
Date: Thursday, November 05, 2009	Sheet 22 of 63
Rev	SA

ODD Connector

1009




UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ODD		
Size	Document Number				Rev
JV42-DN					SA
Date:	Thursday, November 05, 2009	Sheet	23	of	63

BLUETOOTH MODULE

1.5A / High Active Voltage 2V





EC21 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request

Pin 1 ->right side
20.D0197.104 Pin1 -> left side
change net sequence
can us JV50-CP Cable

<http://mycomp.su/xl/>

UMA


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BLUETOOTH	
Size	Document Number
	JV42-DN
Date: Thursday, November 05, 2009	Sheet 24 of 63
	Rev SA




0910

0914


JV42-DN SA




Pin1 -> right side
 22.10218.T51 Pin1 -> left side (JV42-DN)
 change Net sequence



0910



Pin1 -> left side



71.57780.M01

UMA

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **BCM57780**

Size A3	Document Number	Rev SA
JV42-DN		
Date: Thursday, November 05, 2009	Sheet 26 of 63	


LAN Connector

LAN Connector


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.




0923



- 2ND = 22.10177.B51
- 3RD = 22.10177.C21 (lab 未上)
- 4TH = 22.10177.B81




AUDIO OP AMPLIFIER





Gain= Rf/Ri=52K/20K=2.6V/V
 f(HP)=1/(2 Pi*20K*0.47uf)=16.9Hz
 If VIN= 1.54V Gain=2.6V/V RL=4Ω VO(peak) = 4V V(rms)=2.828V
 Power= 2.828^2/4=1.999W

UMA

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AUDIO AMP	
Size	Document Number
	JV42-DN
Date: Thursday, November 26, 2009	Sheet 29 of 63
	Rev SA


Internal Speaker

0914




LINE OUT

0911



1016

Internal Mic



UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO JACK			
Size	Document Number	Rev	
	JV42-DN	SA	
Date: Thursday, November 05, 2009		Sheet 30	of 63

No Modem Function




<http://mycomp.su/xl>

UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MDC			
Size	Document Number	Rev	SA
	JV42-DN		SA
Date: Thursday, November 05, 2009		Sheet	31 of 63



5 IN 1 CARD-READER (SD/MMC/MS/MS PRO/XD)



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARDREADER**


Size	Document Number	Rev
	JV42-DN	SA

Date: Thursday, November 05, 2009 Sheet 32 of 63

Mini Card Connector(WLAN)


No Mini Card Function (Robson2 and 3G)

0923



20.F1519.052
 2ND = 62.10043.601
 3RD = 62.10043.841

Place near MINI1



UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINI CARD**

Size	Document Number	Rev
	JV42-DN	SA


Date: Wednesday, November 18, 2009 Sheet 33 of 63

No NEWCARD Function




<http://mycomp.su/xl>

UMA




緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NEW CARD			
Size	Document Number	Rev	
	JV42-DN	SA	
Date: Thursday, November 05, 2009		Sheet	34 of 63




UMA		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G792			
Size	Document Number	Rev	
Custom	JV42-DN	SA	
Date: Thursday, November 05, 2009	Sheet 35 of 63		



Pull-High Resistor (3D3V_AUX_S5)	Voltage
1.0 K	3.0 V
2.0 K	2.75 V
3.0 K	2.54 V
4.7 K	2.24 V
6.98 K	1.94 V
8.2 K	1.81 V
10.0 K	1.65 V






For ENE FAE suggest, SPICS# is push-pull pin, don't need to pull high




base on FAE Kevin discuss with KBC

**16M Bits
SPI FLASH ROM**

GOLDEN FINGER FOR DEBUG BOARD

11,36 LPC_LAD[0..3] <<>> LPC_LAD[0..3]





No Finger printer Function

UMA

NONE BOARD

<http://mycomp.su/xl>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NONE BOARD			
Size	Document Number	Rev	
A3	JV42-DN	SA	
Date:	Thursday, November 05, 2009	Sheet	39 of 63

<http://mycomp.su/xl>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 321, Taiwan, R.O.C.

Title		
SWITCH		
Size	Document Number	Rev
A2	JV42-DN	SA
Date: Thursday, November 05, 2009		
Sheet 40 of		63

LED



JV42-DN SA 0928


Pin 1	5V_S5	
Pin 2	(DY) FRONT_PWRLED#_56_R	AC IN
Pin 3	5V_S0	
Pin 4	MEDIA_LED#_R	HDD
Pin 5	3G_LED#_R	3G
Pin 6	3D3V_S0	
Pin 7	WLAN_LED#_R	WLAN
Pin 8	KBC_PWRBTN#_1	Power button
Pin 9	NC	
Pin 10	GND	

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **LED**

Size: A3 Document Number: **JV42-DN** Rev: **SA**

Date: Thursday, November 05, 2009 Sheet 41 of 63




P/H @ 1D8V_S3 PAGE




UMA


Adapter




DCDC 5V/3D3V(RT8223)




DCDC 1D05V_S0(RT9025)




CPU_CORE ISL6265HRTZ




DCDC 1D5V(RT8209E)




DCDC 1V_VGA(RT9025)




1D1V LDO RT8209E




0D75V LDO RT9026




CHARGER BQ24745



1D1V LDO RT9025




1D8V LDO RT8015A




UMA








Aux Power 3D3V_AUX_S5








Run Power



+3VS to 3.3V_DELAY Transfer







**I_omax=5A
OCP>7.5A**

**I_omax=5.5A
OCP>9A**

**I_d=7.7A
Q_g=8.5~13nC,
R_{dson}=16.5~21mohm**

V_{out}=2*(1+R1/R2)

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8223 5V/3D3V**

Size: Document Number **JV42-DN** Rev: SA

Date: Thursday, November 05, 2009 Sheet 46 of 63


Close to VFB Pin (pin5)

Close to VFB Pin (pin2)


20090713 WAYNE

78.47520.51L 78.10610.51L


RT8209E for 1D5V




RT9026 for 0D75V_S3




RT209E for 1D1V_S0




RT925 for 1D1V_S5



RT8015A for 1D8V_S0





UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BQ24745 Charger**

Size A3	Document Number	Rev SA
	JV42-DN	

Date: Thursday, November 05, 2009 Sheet 50 of 63

AC_IN# to KBC

36


74.24745.073

1021

NEAR

1030


Adaptor in to generate DCBATOUT



BATA_SDA_1	1	Not Stuff	TP2
BATA_SCL_1	1	Not Stuff	TP1
BAT_IN#_1	1	Not Stuff	TP3
BT+	1	Not Stuff	TP5
BT+	1	Do Not Stuff	TP4

BATTERY CONNECTOR









1030



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			AD/BATT CONN
Size	Document Number	Rev	
	JV42-DN	SA	
Date:	Tuesday, November 10, 2009	Sheet	51 of 63




SA SB -1

Check test point


3D3V_S0	TP129	Do Not Stuff
3D3V_AUX_S5	TP125	Do Not Stuff
3D3V_S5	TP123	Do Not Stuff
5V_S5	TP122	Do Not Stuff
12,38 PM_PWRBTN#	TP124	Do Not Stuff
6,11 CPU_PWRGD	TP127	Do Not Stuff
35,36,46 SS_ENABLE	TP126	Do Not Stuff
6,11 CPU_LDT_RST#	TP128	Do Not Stuff

Test Point 放在 Dimm Door 打開可量測處





8 PEG_TXP[15..0] << PEG_TXP[15..0]
 8 PEG_TXN[15..0] << PEG_TXN[15..0]

8 PEG_RXP[15..0] << PEG_RXP[15..0]
 8 PEG_RXN[15..0] << PEG_RXN[15..0]



PCI EXPRESS INTERFACE




UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Madison PCIE**

Size: Document Number **JV42-DN** Rev **SA**

Date: Thursday, November 05, 2009 Sheet 53 of 63



For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
 For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R

For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
 For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R

Madison: MEM_CALRP[0,2] signals are used.
 Park: MEM_CALRP1 and MEM_CALRN1 are used

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	X
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	X
RESERVED	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RESERVED	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI (1 if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	X X


AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
512MB	x010		M25P20A	0101
1GB	x		M25P40	0101
2GB	x	Chinglis (formerly PMC)	Pm25LV512A	0100
4GB	x		Pm25LV010A	0101

Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

Wistron Corporation
 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.
Madison Memory / Straps
 Date: Thursday, November 06, 2008 Sheet: 57 of 63






DDR3



SAMSUNG: 72.41164.H0U
 HYNIX: 72.51G63.C0U

- 57.59 DOMA#[0..7] <<>
- 57.59 RDQSA#[0..7] <<>
- 57.59 WDQSA#[0..7] <<>
- 57.59 MAA#[0..12] <<>
- 57.59 MDA#[0..63] <<>




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(1/4)**

Size: A3 Document Number: **JV42-DN** Rev: SA




Date: Thursday, November 05, 2009 Sheet 58 of 63

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

- 57,58 DQMA#[0..7] <<>>
- 57,58 RDQSA#[0..7] <<>>
- 57,58 WDQSA#[0..7] <<>>
- 57,58 MAA#[0..12] <<<<
- 57,58 MDA#[0..63] <<>>



UMA




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(2/4)**

Size: A3 Document Number: **JV42-DN** Rev: SA

Date: Thursday, November 05, 2009 Sheet: 59 of 63


DDR3



SAMSUNG: 72.41164.HOU
 HYNIX: 72.51G63.COU


- 57,60 DQMB#[0..7] <<>
- 57,60 RDQS#[0..7] <<>
- 57,60 WDQS#[0..7] <<>
- 57,60 MAB#[0..12] <<>
- 57,60 MDB#[0..63] <<>

RT209E for VGA



$$V_{out} = 0.75 * ((1 + (R1/R2)))$$

1022 Reference JV50CP -1



MADSION PRO

	I/O	Inter Pull Low	GPIO TABLE
NVVDV_ALTV0	O	YES	GPU VOLTAGE L: 1.00V GPU VOLTAGE H: 0.90V

PARK XT

	I/O	Inter Pull Low	GPIO TABLE
NVVDV_ALTV0	O	YES	GPU VOLTAGE L: 1.12V GPU VOLTAGE H: 0.90V

	R432
MADSION PRO	15KR2F 64.15025.6DL
PARK XT	6R81K 64.68115.6DL

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT209E VGA CORE**

Size: Custom Document Number: **JV42-DN** Rev: SA

Date: Friday, November 20, 2009 Sheet 62 of 63

NB

RS780-->RS880M
71.RS780.M02-->71.RS880.M02

SB

SB820M-1-GP
71.SB820.00U-->71.SB820.M03

SATA_CALRP

A11: 80歐姆 1% resistor to GND
A12: TBD歐姆 1% resistor to GND

SATA_CALRN

A11:A11: 931歐姆 1% resistor to VDDAN_11_SATA
A12: TBD歐姆 1% resistor to VDDAN_11_SATA.

VGA

Madison--> PN:71.MDSON.M01
Park--> PN:71.0PARK.M04

VRAM

Samsung-->VRAM FBRAM1~8 PN:VR.1GB0B.006
Hynix--> VRAM FBRAM1~8 PN:VR.1GB0G.004

CRT

UMA-->L1-->2R 0603
C62-->47U/6.3V
DIS-->L1-->Bead(L1 68.00217.711 L1608-UH38 SBK160808T-221Y-N-GP)
C62-->DY

HDMI

R497 : DIS-->0R
UMA & PX-->5.1K (R497 63.51234.1DL R402H16 5K1R2J-4-GP)
R496 : DIS-->100K
UMA & PX-->10K(R496 63.10334.1DL R402H16 10KR2J-3-GP)

R432(MAD/PARK)

Madison-->V15KR2F 64.15025.6DL
Park-->R432 64.68115.6DL

BOM

1st -> Diserete Madison Hynix(S02G)
2nd -> UMA (S01G)
1st +3rd -> Diserete Park Hynix(S03G)
1st +3rd -> Diserete Park Samsung(S04G)
1st -> Diserete Madison Samsung (S05G)

PX=PARK+Hynix(1st +3rd)

<http://mycomp.su/xl>

UMA

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
NOTE			
Size A3	Document Number JV42-DN	Rev SA	
Date: Friday, November 20, 2009		Sheet 63	of 63