

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
C		681298	PRODUCTION RELEASED		
				DATE	DATE
				03/11/09	?

# M97A MLB SCHEMATIC

REFERENCED FROM T18  
03/11/2009

Page	Contents	Sync	Date
1	Table of Contents	T17_MLB	08/22/2007
2	System Block Diagram	T18_MLB	12/12/2007
3	Power Block Diagram	DRAGON	03/13/2008
4	BOM Configuration	M97_MLB	
5	Revision History	M97_MLB	
6	JTAG Scan Chain	BEN	04/04/2008
7	FUNC TEST	M97_MLB	
8	Power Aliases	BEN	04/21/2008
9	SIGNAL ALIAS	M97_MLB	
10	CPU FSB	T18_MLB	12/12/2007
11	CPU Power & Ground	T18_MLB	12/12/2007
12	CPU Decoupling	RAYMOND	03/31/2008
13	eXtended Debug Port (XDP)	T18_MLB	12/12/2007
14	MCP CPU Interface	T18_MLB	04/04/2008
15	MCP Memory Interface	T18_MLB	04/04/2008
16	MCP Memory Misc	T18_MLB	04/04/2008
17	MCP PCIe Interfaces	T18_MLB	04/04/2008
18	MCP Ethernet & Graphics	T18_MLB	04/04/2008
19	MCP PCI & LPC	T18_MLB	04/04/2008
20	MCP SATA & USB	T18_MLB	04/04/2008
21	MCP HDA & MISC	T18_MLB	06/26/2008
22	MCP Power & Ground	T18_MLB	04/04/2008
23	MCP79 A01 Silicon Support	T18_MLB	03/08/2008
24	MCP Standard Decoupling	T18_MLB	04/04/2008
25	MCP Graphics Support	T18_MLB	12/12/2007
26	SB Misc	RAYMOND	04/05/2008
27	FSB/DDR3 Vref Margining	BEN	03/31/2008
28	DDR3 SO-DIMM Connector A	BEN	06/30/2008
29	DDR3 SO-DIMM Connector B	BEN	05/09/2008
30	DDR3 Support	T18_MLB	04/04/2008
31	Right Clutch Connector	YITE	04/22/2008
32	VENICE CONNECTOR	YITE	03/13/2008
33	Ethernet PHY (RTL8211CL)	SUMA	05/23/2008
34	Ethernet & AirPort Support	SUMA	07/01/2008
35	ETHERNET CONNECTOR	SUMA	04/04/2008

Page	Contents	Sync	Date
36	SATA Connectors	CHANGZHANG	04/14/2008
37	External USB Connectors	YUAN_MA	01/18/2008
38	Front Flex Support	YUAN_MA	05/28/2008
39	SMC	T18_MLB	06/26/2008
40	SMC Support	YUAN_MA	05/28/2008
41	LPC+SPI Debug Connector	CHANGZHANG	05/09/2008
42	M97 SMBUS CONNECTIONS	BEN	04/21/2008
43	VOLTAGE SENSING	YUNNU	02/04/2008
44	Current Sensing	YUNNU	04/07/2008
45	Thermal Sensors	YUNNU	03/20/2008
46	Fan	CHANGZHANG	01/18/2008
47	WELLSPRING 1	YUAN_MA	04/22/2008
48	WELLSPRING 2	YUAN_MA	05/09/2008
49	SMS	YUNNU	06/26/2008
50	SPI ROM	CHANGZHANG	05/02/2008
51	AUDIO: CODEC	AUDIO	07/01/2008
52	AUDIO: MIKEY	AUDIO	07/03/2008
53	AUDIO: SPEAKER AMP	AUDIO	07/01/2008
54	AUDIO: JACK	AUDIO	07/01/2008
55	AUDIO: JACK TRANSLATORS	AUDIO	07/01/2008
56	DC-In & Battery Connectors	JACK	03/13/2008
57	PBUS Supply/Battery Charger	RAYMOND	01/31/2008
58	5V/3.3V SUPPLY	RAYMOND	02/08/2008
59	1.5V/0.75V DDR3 SUPPLY	RAYMOND	01/31/2008
60	IMVP6 CPU VCore Regulator	RAYMOND	01/31/2008
61	MCP VCore Regulator	RAYMOND	01/31/2008
62	CPU VTT(1.05V) SUPPLY	RAYMOND	02/08/2008
63	MISC POWER SUPPLIES	RAYMOND	01/23/2008
64	POWER SEQUENCING	YUAN_MA	04/22/2008
65	POWER FETS	YUAN_MA	04/04/2008
66	LVDS CONNECTOR	NMARTIN	04/04/2008
67	DISPLAYPORT SUPPORT	AMASON	04/18/2008
68	DisplayPort Connector	AMASON	06/30/2008
69	LCD BACKLIGHT DRIVER	YITE	08/12/2008
70	LCD Backlight Support	YITE	06/30/2008


Page	Contents	Sync	Date
71	CPU/FSB Constraints	T18_MLB	01/04/2008
72	Memory Constraints	T18_MLB	01/04/2008
73	MCP Constraints 1	T18_MLB	01/04/2008
74	MCP Constraints 2	T18_MLB	12/14/2007
75	Ethernet Constraints	T18_MLB	03/19/2008
76	SMC Constraints	T18_MLB	01/04/2008
77	M97 SPECIAL CONSTRAINTS	M97_MLB	
78	M97 RULE DEFINITIONS	M97_MLB	

## POST-RAMP

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7918	1	SCHEM, MLB, M97A	SCH	CRITICAL	
820-2327	1	PCBF, MLB, M97	PCB	CRITICAL	


DIMENSIONS ARE IN MILLIMETERS		<b>METRIC</b>		<b>APPLE INC.</b>	
XX ± _____		DRAPTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX ± _____		ENG APPD	MFG APPD		
X.XXX ± _____		QA APPD	DESIGNER		
ANGLES ± _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		<b>SCHEM, MLB, M97A</b>  DRAWING NUMBER: 051-7918    REV. C	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE			
		SIZE <b>D</b>		SHT 1 OF 109	



**System Block Diagram**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	2		

# M97 POWER SYSTEM ARCHITECTURE



**Power Block Diagram**  
 SYNC\_MASTER=DRAGON SYNC\_DATE=03/13/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	3		

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9937	PCBA,MLB,BETTER,M97A	M97A_COMMON,CPU_2_0GHZ,EEE_6KM
630-9938	PCBA,MLB,BEST,M97A	M97A_COMMON,CPU_2_4GHZ,EEE_6KN,KB_BL

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6KM]	CRITICAL	EEE_6KM
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6KN]	CRITICAL	EEE_6KN

BOM Groups

BOM GROUP	BOM OPTIONS
M97A_COMMON	COMMON,ALTERNATE,M97A_MCP,M97A_MISC,M97A_DEBUG_PROD,M97A_PROGPARTS
M97A_MCP	MCP_B02,MCP_PROD,MEMRESET_HW,MEMRESET_MCP,BOOT_MODE_USER,MCPSEQ_SMC,MCP_CS1_NO
M97A_MISC	ONEWIRE_PU,BKLT_PLL_NOT,DP_ESD,PROD_BMON,MIKEY
M97A_PROGPARTS	BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD
M97A_DEBUG_ENG	SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS,VREFMRGN,TFAD_DEBUG
M97A_DEBUG_PVT	SMC_DEBUG_YES,XDP,LPCPLUS,NO_VREFMRGN
M97A_DEBUG_PROD	SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3693	1	PDC,SLOBE,FREQ.2.0,25W,1066,RO,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3680	1	PDC,SLBAN,FREQ.2.4,25W,1066,RO,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ
338S0635	1	IC,GMCP,MCP979,35X35MM,BGA1437,B02	U1400	CRITICAL	MCP_B02

Programmable Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0563	1	IC,SMC,HS8/2117,9X9MM,TLP,HP	U4900	CRITICAL	SMC_BLANK
341S2444	1	IC,SMC,M97A	U4900	CRITICAL	SMC_PROD
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2440	1	IC,PRGRM,EPI BOOTROM,UNLOCK,M97A	U6100	CRITICAL	BOOTROM_PROD
338S0375	1	IC,CY7C63833,ENCORE II,USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC,IR CONTROLLER,M97A	U4800	CRITICAL	IR_PROD
337S2983	1	IC,PSOC+ W/ USB,56 PIN,MLP,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK
341S2348	1	IC,WELLSPRING CONTROLLER,M97A	U5701	CRITICAL	WELLSPRING_PROD

LOCKED M97A BOOTROM IS 341S2442

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
152S0694	152S0138		ALL	MAGLAYERS AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
353S1381	353S1912		ALL	INTERTEC 1846002 AS ALTERNATE
337S3646	337S3693		ALL	NO CPU AS ALTERNATE FOR 80 CPU
337S3639	337S3680		ALL	NO CPU AS ALTERNATE FOR 80 CPU
341S2287	341S2444		ALL	M97 SMC AS ALTERNATE
341S2285	341S2440		ALL	M97 BOOTROM AS ALTERNATE

# M97 BOARD STACK-UP



BOM Configuration  
 SYNC\_MASTER=M97\_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT		OF
NONE	4		109

8

7

6

5

4

3

2

1

Revision History

BOM CHANGES FROM M97:

- REMOVE U5850, L5850, R5854, R5855, C5850, C5855, J5815 ON BETTER BOM.
- STUFF R5932
- CHANGE R6302 FROM 10K(114S315) TO 1K(114S0218).
- STUFF L6300
- NOSTUFF L6301
- UPDATE CPU APNS TO R0 STEPPING
- UPDATE 630 NUMBERS AND SEE
- UPDATE 341 NUMBERS FOR SMC AND BOOTROM.
- CHANGE U3700 FROM 3850570 TO 3850594, REALTEK PHY WITH ALDPS FIXED.
- ADD MOLEX SODIMM CONNECTORS AS ALTERNATE
- CHANGE R9711-R9722 FROM 1U OHM(116S0198) TO 0OHM(116S0004).
- CHANGE R9730 FROM 0.1OHM(114S0538) TO 0OHM(116S0004).
- CHANGE J3900 FROM 514-0596 TO 514-0636
- CHANGE J4600 AND J4610 FROM 514-0606 TO 514-0638.
- CHANGE J9400 FROM 514-0610 TO 514-0637
- ADD INTERSIL 13160002(1333S1381) AS ALTERNATE FOR TI REF3333(353S1912).

D

D

C

C

B

B

A

A

C

SYNC\_MASTER=M97\_MLB


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	
NONE	5	109	

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6

5


4

3

2

1

### 1.05V TO 3.3V LEVEL TRANSLATOR (M97: ON ICT FIXTURE)



**JTAG Scan Chain**

SYNC\_MASTER=BEN SYNC\_DATE=04/04/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	6		

# Functional Test Points

8 7 6 5 4 3 2 1

### Fan Connectors

8890 TRUE PP5VRT S0 (NEED 3 TP) 703 805  
 8891 TRUE FAN RT PWM 4684  
 8892 TRUE FAN RT TACH 4604  
 (NEED TO ADD 3 GND TP)

### MIC FUNC\_TEST

8931 TRUE MIC HI CONN 5481 5402  
 8932 TRUE MIC LO CONN 5481 5402  
 8933 TRUE MIC SHLD CONN 5402 55A6

### SPEAKER FUNC\_TEST

8990 TRUE SPKRAMP L N OUT 5382 5402  
 8991 TRUE SPKRAMP L P OUT 5382 5402  
 8992 TRUE SPKRAMP R N OUT 5303 5402  
 8993 TRUE SPKRAMP R P OUT 5303 5402  
 8994 TRUE SPKRAMP SUB N OUT 5382 5402  
 8995 TRUE SPKRAMP SUB P OUT 5302 5402

### THERMAL FUNC\_TEST

8980 TRUE MCPTHMSNS D2 P 4585 7703  
 8981 TRUE MCPTHMSNS D2 N 4585 7703

### LVDS FUNC\_TEST

8920 TRUE PP3V3 LCDVDD SW F 703 6602  
 8921 TRUE PP3V3 S0 LCD F 6603  
 8922 TRUE PPVOUT S0 LCDBKLT 703 6882 6983 69C1  
 8923 TRUE LVDS IG DDC CLK 1883 6602  
 8924 TRUE LVDS IG DDC DATA 1883 6602  
 8925 TRUE LVDS IG A DATA N<0> 1883 6602 7383  
 8926 TRUE LVDS IG A DATA P<0> 1883 6602 7383  
 8927 TRUE LVDS IG A DATA N<1> 1883 6602 7383  
 8928 TRUE LVDS IG A DATA P<1> 1883 6602 7383  
 8929 TRUE LVDS IG A DATA N<2> 1883 6602 7383  
 8930 TRUE LVDS IG A DATA P<2> 1883 6602 7383  
 8931 TRUE LVDS IG A CLK F N 6602 7383  
 8932 TRUE LVDS IG A CLK F P 6602 7383  
 8933 TRUE LED RETURN 1 6683 69C1  
 8934 TRUE LED RETURN 2 6683 69C1  
 8935 TRUE LED RETURN 3 6683 6981  
 8936 TRUE LED RETURN 4 6683 6981  
 8937 TRUE LED RETURN 5 6683 6981  
 8938 TRUE LED RETURN 6 6683 6981  
 (NEED TO ADD 5 GND TP)

### SATA ODD CONN

8920 TRUE PP5V SW ODD (NEED 4 TP) 703 3603  
 8921 TRUE SMC ODD DETECT 3687 3988  
 8922 TRUE SATA ODD D2R C P 3685 73A3  
 8923 TRUE SATA ODD D2R C N 3685 73A3  
 8924 TRUE SATA ODD R2D P 3605 73A3  
 8925 TRUE SATA ODD R2D N 705 3605 73A3  
 (NEED TO ADD 4 GND TP)

### DC POWER CONN

8930 TRUE PP18V5 DCIN FUSE (NEED 3 TP) 5606  
 8931 TRUE ADAPTER SENSE 5607  
 (NEED TO ADD 4 GND TP)

### BATT POWER CONN

8930 TRUE PPVBAT G3H CONN F (NEED 3 TP) 56A8  
 8931 TRUE GND BATT CONN (NEED 3 TP) 56A8  
 8932 TRUE SMBUS SMC BSA SCL 7A7 4205 76D3  
 8933 TRUE SMBUS SMC BSA SCL 7A7 787 4205 76D3  
 8934 TRUE SMC BS ALRT L 3905 4082 56A8

### BATT SIGNAL CONN

8930 TRUE PP3V42 G3H (NEED 3 TP) 785 703 805  
 8931 TRUE SMBUS SMC BSA SCL 7A7 787 4205 76D3  
 8932 TRUE SMBUS SMC BSA SCL 7A7 787 4205 76D3  
 8933 TRUE SMC BIL BUTTON DB L 56A5  
 (NEED TO ADD 3 GND TP)

### FRONT FLEX CONN

8930 TRUE PP3V42 G3H LIDSWITCH R 3886  
 8931 TRUE PP5V S3 IR R 3886  
 8932 TRUE IR RX OUT 3884 3904  
 8933 TRUE SMC LID R 3886  
 8934 TRUE SYS LED ANODE R 3886  
 (NEED TO ADD 2 GND TP)

### RIGHT CLUTCH CONN

8930 TRUE PP5V S3 BTCAMERA F 3107  
 8931 TRUE PCIE MINI D2R P 1786 3107 73D3  
 8932 TRUE PCIE MINI D2R N 1786 3107 73D3  
 8933 TRUE PCIE MINI R2D P 3107 73D3  
 8934 TRUE PCIE MINI R2D N 3107 73D3  
 8935 TRUE PCIE CLK100M MINI CONN P 3107 73D3  
 8936 TRUE PCIE CLK100M MINI CONN N 3107 73D3  
 8937 TRUE USB CAMERA CONN P 3187 7403  
 8938 TRUE USB CAMERA CONN N 3187 7403  
 8939 TRUE PP5V WLAN 703 3105  
 8940 TRUE PCIE WAKE L 1786 3305 3107  
 8941 TRUE SMBUS SMC A S3 SCL 785 4202 76D3  
 8942 TRUE SMBUS SMC A S3 SDA 785 4202 76D3  
 8943 TRUE CONN USB2 BT P 3187 7403  
 8944 TRUE CONN USB2 BT N 3187 7483  
 8945 TRUE MINI CLKREQ O L 3107  
 8946 TRUE MINI RESET CONN L 31A7  
 (NEED TO ADD 3 GND TP)

### SATA HDD CONN

8930 TRUE PP5V S0 HDD FLT (NEED 4 TP) 703 3687  
 8931 TRUE SATA HDD R2D P 36A7 73A3  
 8932 TRUE SATA HDD R2D N 36A7 73A3  
 8933 TRUE SATA HDD D2R C P 36A7 73A3  
 8934 TRUE SATA HDD D2R C N 36A7 73A3  
 8935 TRUE SATA ODD R2D N 707 3605 73A3  
 (NEED TO ADD 4 GND TP)

### IPD\_FLEX\_CONN

8930 TRUE PP3V3 S3 LDO 703 4884 48C3  
 8931 TRUE PP18V5 S3 703 48C1 48D3  
 8932 TRUE TPAD GND F 4884 48C3 48C4 48C7  
 8933 TRUE Z2 CS L 4708 48C3  
 8934 TRUE Z2 DEBUG3 4708 48C3  
 8935 TRUE Z2 MOSI 4708 48C3  
 8936 TRUE Z2 MISO 4708 48C3  
 8937 TRUE Z2 SCLK 4708 48C3  
 8938 TRUE Z2 BOOST EN 4803 4805  
 8939 TRUE Z2 HOST INTN 4708 48C3  
 8940 TRUE Z2 BOOT CFG1 4708 48C3  
 8941 TRUE Z2 CLKIN 4708 48C3  
 8942 TRUE Z2 KEY ACT L 4708 48C1  
 8943 TRUE Z2 RESET 4708 48C1  
 8944 TRUE PSOC MISO 4708 48C1  
 8945 TRUE PSOC MOSI 4708 48C1  
 8946 TRUE PSOC SCLK 4708 48C1  
 8947 TRUE SMBUS SMC A S3 SDA 705 4202 76D3  
 8948 TRUE SMBUS SMC A S3 SCL 705 4202 76D3  
 8949 TRUE PSOC F CS L 4708 48C1  
 8950 TRUE PICKB L 4708 48C1

### KEYBOARD CONN

8930 TRUE PP3V3 S3 703 803  
 8931 TRUE PP3V42 G3H 7A7 703 801  
 8932 TRUE WS KBD1 4708 4702  
 8933 TRUE WS KBD2 4708 4702  
 8934 TRUE WS KBD3 4708 4702  
 8935 TRUE WS KBD4 4708 4702  
 8936 TRUE WS KBD5 4708 4702  
 8937 TRUE WS KBD6 4708 4702  
 8938 TRUE WS KBD7 4708 4702  
 8939 TRUE WS KBD8 4708 4702  
 8940 TRUE WS KBD9 4708 4702  
 8941 TRUE WS KBD10 4708 4702  
 8942 TRUE WS KBD11 4708 4702  
 8943 TRUE WS KBD12 4708 4702  
 8944 TRUE WS KBD13 4708 4702  
 8945 TRUE WS KBD14 4702 4706  
 8946 TRUE WS KBD15 CAP 4702  
 8947 TRUE WS KBD16 NUM 4702  
 8948 TRUE WS KBD17 4702 4706  
 8949 TRUE WS KBD18 4702 4707  
 8950 TRUE WS KBD19 4702 4707  
 8951 TRUE WS KBD20 4702 4707  
 8952 TRUE WS KBD21 4702 4707  
 8953 TRUE WS KBD22 4702 4707  
 8954 TRUE WS KBD23 4702 4707  
 8955 TRUE WS KBD\_ONOFF L 4702  
 8956 TRUE WS LEFT SHIFT KBD 4783 4785 4702  
 8957 TRUE WS LEFT OPTION KBD 4783 4785 4702  
 8958 TRUE WS CONTROL KBD 4783 4785 4702  
 (NEED TO ADD 1 GND TP)

### KBD BACKLIGHT CONN

8930 TRUE KBDLED ANODE 48A6  
 (NEED TO ADD 2 GND TP)

### DEBUG VOLTAGE

8930 TRUE PPVCORE S0 CPU 807  
 8931 TRUE PPCPUVTT S0 807  
 8932 TRUE PPVCORE S0 MCP 807  
 8933 TRUE PP0V75 S0 807  
 8934 TRUE PP1V05 S0 807  
 8935 TRUE PP1V5 S0 887  
 8936 TRUE PP1V8 S0 887  
 8937 TRUE PP5VRT S0 707 805  
 8938 TRUE PP3V3 S0 805  
 8939 TRUE PP1V5 S3 805  
 8940 TRUE PP3V3 S3 785 803  
 8941 TRUE PP5VLT S3 803  
 8942 TRUE PP1V1R1V05 S5 883  
 8943 TRUE PP3V3 S5 883  
 8944 TRUE PP3V42 G3H 7A7 785 801  
 8945 TRUE PPBUS G3H 801  
 8946 TRUE PP3V3 ENET PHY 881  
 8947 TRUE PP1V2R1V05 ENET 881  
 8948 TRUE PP3V3 G3 RTC 2108 22A5 28D4  
 8949 TRUE PP5V WLAN 705 3105  
 8950 TRUE PP5V SW ODD 787 36D3  
 8951 TRUE PP5V S0 HDD FLT 705 3687  
 8952 TRUE PP3V3 S5 AVREF SMC 3904 4006  
 8953 TRUE PP18V5 S3 705 48C1 48D3  
 8954 TRUE PP3V3 S3 LDO 705 4884 48C3  
 8955 TRUE PP3V3 LCDVDD SW F 707 6602  
 8956 TRUE PPVOUT S0 LCDBKLT 707 6882 6983 69C1  
 8957 TRUE BKL VREF 4V9 6986 6988 69C4 69C8  
 8958 TRUE PP4V6 AUDIO ANALOG 51A3 51D3 52D6  
 8959 TRUE SMC PM G2 EN 3905 6408  
 8960 TRUE PM SLP S4 L 2103 3905 40A2 6408  
 8961 TRUE PM SLP S3 L 2103 3487 3905 41A5 6405 68D8  
 (NEED TO ADD 4 GND TP)


### FUNC TEST

SYNC\_MASTER=M97\_MLB

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE DRAWING NUMBER REV.

D 051-7918 C


SCALE NONE SHIT 7 OF 109

8 7 6 5 4 3 2 1


"S0,S0M" RAILS




PEX & SATA AVDD/DVDD aliases




"S3" RAILS




"S5" RAILS



"G3H" RAILS



"ENET" RAILS



Power Aliases

SYNC\_MASTER=BEN

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	8	109




### HEATSINK STANDOFFS




### FAN STANDOFF




### AUDIO CHASSIS GND




### MLB MOUNTING SCREW HOLES




### VENICE BOARD STANDOFFS



### EMI IO POGO PINS



### EMI POGO PINS



### PCI-E ALIASES

UNUSED GPU LANES			
1706	1706	=PEG D2R N<15:0>	== NC PEG D2R N<15:0>
1706	1706	=PEG D2R P<15:0>	== NC PEG D2R P<15:0>
1703	1703	=PEG R2D C N<15:0>	== NC PEG R2D C N<15:0>
1703	1703	=PEG R2D C P<15:0>	== NC PEG R2D C P<15:0>
1706	1706	PEG PRSNT L	== TP PEG PRSNT L
1703	1703	PEG CLK100M P	== TP PEG CLK100M P
1703	1703	PEG CLK100M N	== TP PEG CLK100M N
UNUSED FW LANE			
1786	1786	PCIE FW D2R P	== TP PCIE FW D2R P
1786	1786	PCIE FW D2R N	== TP PCIE FW D2R N
1783	1783	PCIE FW R2D C P	== TP PCIE FW R2D C P
1783	1783	PCIE FW R2D C N	== TP PCIE FW R2D C N
1706	1706	PCIE FW PRSNT L	== TP PCIE FW PRSNT L
1706	1706	FW CLKREQ L	== TP FW CLKREQ L
1703	1703	PCIE CLK100M FW P	== TP PCIE CLK100M FW P
1703	1703	PCIE CLK100M FW N	== TP PCIE CLK100M FW N
UNUSED EXPRESS CARD LANE			
1784	1784	PCIE EXCARD D2R P	== TP PCIE EXCARD D2R P
1784	1784	PCIE EXCARD D2R N	== TP PCIE EXCARD D2R N
1783	1783	PCIE EXCARD R2D C P	== TP PCIE EXCARD R2D C P
1783	1783	PCIE EXCARD R2D C N	== TP PCIE EXCARD R2D C N
1706	1706	PCIE EXCARD PRSNT L	== TP PCIE EXCARD PRSNT L
1706	1706	EXCARD CLKREQ L	== TP EXCARD CLKREQ L
1703	1703	PCIE CLK100M EXCARD P	== TP PCIE CLK100M EXCARD P
1703	1703	PCIE CLK100M EXCARD N	== TP PCIE CLK100M EXCARD N

AIRPORT CARD PRESENT SIGNAL (WRONG ALIAS, REMOVE AT NEXT BOARD SPIN)			
3107	1706	PCIE MINI PRSNT L	== MAKE_BASE=TRUE
FOR VENICE CARD			
1706	1706	TP PE4 CLKREQ L	== FC CLKREQ L
1706	1706	TP PE4 PRSNT L	== FC PRSNT L
1703	1703	TP PCIE CLK100M PE4P	== PCIE CLK100M FC P
1703	1703	TP PCIE CLK100M PE4N	== PCIE CLK100M FC N
1786	1786	TP PCIE PE4 D2RP	== PCIE FC D2R P
1786	1786	TP PCIE PE4 D2RN	== PCIE FC D2R N
1783	1783	TP PCIE PE4 R2D CP	== PCIE FC R2D C P
1783	1783	TP PCIE PE4 R2D CN	== PCIE FC R2D C N

### USB ALIASES

UNUSED USB PORTS			
2003	2003	USB EXTC P	== TP USB EXTC P
2003	2003	USB EXTC N	== TP USB EXTC N
2003	2003	USB EXTD P	== TP USB EXTD P
2003	2003	USB EXTD N	== TP USB EXTD N
2003	2003	USB EXCARD P	== TP USB EXCARD P
2003	2003	USB EXCARD N	== TP USB EXCARD N
2003	2003	USB MINI P	== TP USB MINI P
2003	2003	USB MINI N	== TP USB MINI N

### DACS ALIASES

UNUSED CRT & TV-OUT INTERFACE			
1806	1806	MCP TV DAC RSET	== NC MCP TV DAC RSET
1806	1806	MCP TV DAC VREF	== NC MCP TV DAC VREF
1806	1806	MCP CLK27M XTALIN	== NC MCP CLK27M XTALIN
1806	1806	MCP CLK27M XTALOUT	== NC MCP CLK27M XTALOUT
1803	1803	CRT IG R C PR	== NC CRT IG R C PR
1803	1803	CRT IG G Y Y	== NC CRT IG G Y Y
1803	1803	CRT IG B COMP PB	== NC CRT IG B COMP PB
1803	1803	CRT IG HSYNC	== NC CRT IG HSYNC
1803	1803	CRT IG VSYNC	== NC CRT IG VSYNC


### LVDS ALIASES

UNUSED LVDS SIGNALS			
1883	1883	LVDS IG A DATA P<3>	== NC LVDS IG A DATA P3
1883	1883	LVDS IG A DATA N<3>	== NC LVDS IG A DATA N3
1883	1883	LVDS IG B CLK P	== NC LVDS IG B CLK P
1883	1883	LVDS IG B CLK N	== NC LVDS IG B CLK N
1883	1883	LVDS IG B DATA P<3:0>	== NC LVDS IG B DATA P<3:0>
1883	1883	LVDS IG B DATA N<3:0>	== NC LVDS IG B DATA N<3:0>

### MISC MCP79 ALIASES

1486	1486	CPU PECCI MCP	== TP CPU PECCI MCP
1987	1987	FW PME L	== TP FW PME L
1786	1786	GMUX JTAG TCK L	== TP GMUX JTAG TCK L
1786	1786	GMUX JTAG TDO	== TP GMUX JTAG TDO
1904	1904	GMUX JTAG TDI	== TP GMUX JTAG TDI
1904	1904	GMUX JTAG TMS	== TP GMUX JTAG TMS


### LAN ALIASES




### SO-DIMM ALIASES

UNUSED ADDRESS PINS			
2805	2805	MEM A A<15>	== TP MEM A A15
2905	2905	MEM B A<15>	== TP MEM B A15

### ETHERNET ALIASES




### CPU FSB FREQUENCY STRAPS




### Extra FSB Pull-ups

Exist in MRB but not Intel designs. Here for CYA.  
If found to be necessary, will move to page14.csa



### SIGNAL ALIAS

SYNC\_MASTER=M97\_MLB  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SYNC FROM T18  
 CHANGE CPU FROM SOCKET TO BGA SYMBOL

**CPU FSB**


SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	10		



SYNC FROM T18  
 CHANGE CPU FROM SOCKET TO BGA SYMBOL

Current numbers from Merom for Santa Rosa EMTS, doc #20905.

**CPU Power & Ground**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	11		


### CPU VCore HF and Bulk Decoupling

4X 330UF, 20X 22UF 0805




### VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



### VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402




SYNC FROM T18  
 REMOVE NO STUFF CAPS C1220 TO C1231  
 REMOVE C1244 & C1245  
 CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

CPU Decoupling		
SYNC_MASTER=RAYMOND	SYNC_DATE=03/31/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	12		

### MCP79-specific pinout



SYNC FROM T18  
 CHANGE STANDARD XDP CONNECTOR TO SMALLER ONE 516S0625  
 RENAME JTAG\_MCP\_TDO TO JTAG\_MCP\_TDO\_CONN  
 RENAME XDP\_TDO TO XDP\_TDO\_CONN

**eXtended Debug Port (XDP)**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7918	REV. C
	SCALE NONE	SHEETS 13	OF 109

D

D

C


C

B

B

A

A



**MCP CPU Interface**  
 SYNC\_MASTER=TI8\_MLB SYNC\_DATE=04/04/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-7918	C
SCALE	SHT	OF	
	NONE	14	109



APPLE INC.

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



**MCP Memory Interface**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008


---

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	15		



**MCP Memory Misc**

SYNC\_MASTER=T18\_MLB      SYNC\_DATE=04/04/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	16		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).






PCI EXPRESS

**MCP PCIe Interfaces**  
 SYNC\_MASTER=TI8\_MLB SYNC\_DATE=04/04/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	17		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: \_\_\_\_\_  
 Okay to float all RGB\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

TV DAC Disable: \_\_\_\_\_  
 Okay to float all TV\_DAC signals.  
 Okay to float XTALIN\_TV and XTALOUT\_TV.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP\_IG\_CA\_DET if DP not used.  
 NOTE: 20K pull-down required on DP\_HPD\_DET.  
 NOTE: 1K pull-down required on DP\_IG\_AUX\_CH\_N if DP is used.  
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD\_IPFx at 1.8V  
 Dual-channel TMDS: Power +VDD\_IPFx at 3.3V

GPIOs 57-59 (if LCD panel is used):  
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI\_HPD\_GMUX\_INT:  
 Alias to DVI\_HPD for systems using IFP for DVI.  
 Alias to GMUX\_INT for systems with GMUX.  
 Alias to HPLUG\_DET2 for other systems.  
 Pull-down (20k) required in all cases.

MCP Ethernet & Graphics

SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	18	109



**MCP PCI & LPC**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	19		



MCP SATA & USB  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	20		



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC\_FRAME# high for SPI1 ROM override.  
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF\_SIO\_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0



SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	21	109


Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

D  
C  
B  
A

D  
C  
B  
A



POWER



MCP Power & Ground

SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	22		

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A


### 3.3V Interface Pull-ups

These internal pull-ups are missing in Revs A01 & A01P.



### MCP\_SAFE\_MODE SIGNAL TO SUPPORT ROM FAILURE OVERRIDE

RADAR 5925345



MCP79 A01 Silicon Support

SYNC\_MASTER=T18\_MLB SYNC\_DATE=03/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	24		

8

7

6


5

4

3

2

1



MCP Standard Decoupling

SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART









APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	25	109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).




WF: Checklist says 0-ohm resistor placeholder for ferrite bead.



### HDCP ROM

WF: Open question on which package option(s) nVidia can support.



SYNC FROM T18  
 REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT  
 REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672  
 NOSTUFF PP3V3\_S0\_MCP\_DAC RAIL COMPONENTS (L2650 AND C2650)  
 CHANGE C2651 TO R2651 TO GND PP3V3\_S0\_MCP\_DAC

### MCP Graphics Support

SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	26	109


### RTC Power Sources




### Platform Reset Connections




### RTC Crystal




### MCP 25MHz Crystal



### MCP S0 PWRGD & CPU\_VLD



### Reset Button



SB Misc

SYNC\_MASTER=RAYMOND SYNC\_DATE=04/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SYNC FROM T18  
CHANGE RESET BUTTON TO RESET PADS  
REMOVE UNUSED PCIE RESET SIGNALS  
REMOVE R2824 AND NET PCI\_CLK33M\_SLOT\_A  
CHANGE RTC COIN CELL TO LDO & SUPERCAP  
ALIAS MEM\_VTT\_EN TO =DDRVTT\_EN  
CHANGE Y2810 AND U2850 TO SMALLER PARTS

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	28		

MCPSEQ\_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.

MCPSEQ\_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.

SMC 99ms delay from ALL\_SYS\_PWRGD to IMVP\_VR\_ON plus IMVP6 delay for VR\_PWRGOOD\_DELAY should guarantee CPU\_VLD does not go high before CPUVDD\_EN (which is 40-100ms after PS\_PWRGD assertion).

NOTE: If CPU\_VLD deasserts during S0 MCP79 will take system to S5 immediately.

Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S5\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 NO\_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC\_MASTER=BEN SYNC\_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	29	109

Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_A  
 - =PP1V5\_S3\_MEM\_A  
 - =PP0V75\_S0\_MEM\_VTT\_A  
 - =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL  
 - =I2C\_SODIMMA\_SDA

BOM options provided by this page:  
 (NONE)


DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)

803 =PP1V5\_S3 MEM A

2701 PPOV75\_S3 MEM VREFDQ A

805 =PPSPD\_S0 MEM A

2702 PPOV75\_S3 MEM VREFCA A



516-0201 SPD ADDR=0xA0 (WR) / 0xA1 (RD)

"Factory" (top) slot

DDR3 SO-DIMM Connector A

SYNC\_MASTER=BN SYNC\_DATE=06/30/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	NONE	SHT	OF
		31	109


Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_B  
 - =PP1V5\_S3\_MEM\_B  
 - =PP0V75\_S0\_MEM\_VTT\_B  
 - =PPSPD\_S0\_MEM\_B (2.5 - 3.3V)


Signal aliases required by this page:  
 - =I2C\_SODIMMB\_SCL  
 - =I2C\_SODIMMB\_SDA

BOM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 GROUND RETURN CAPS (MCP SIDE)




"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B  
 SYNC\_MASTER=BN SYNC\_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	32	109

D

D

C

C

B


B

A

A

### DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



**DDR3 Support**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	33		



5V S3 WLAN FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

### AIRPORT


### ALS CAMERA

### BLUETOOTH

**Right Clutch Connector**  
 SYNC\_MASTER=YITE SYNC\_DATE=04/22/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	34		



**VENICE CONNECTOR**

SYNC\_MASTER=YITE SYNC\_DATE=03/13/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	REV.
NONE	35	109	





881: =PP3V3\_ENET\_PHY  
 (43mA typ - 1000base-T)  
 (19mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

=PP1V05\_ENET\_PHY 881  
 (221mA typ - 1000base-T)  
 (7mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3\_ENET\_PHY for internal switcher.  
 Alias to GND for external 1.05V supply.

=PP3V3\_ENET\_PHY\_VDDREG 902  
 If internal switcher is used, must place 1x 22uF &  
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.  
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211\_REGOUT 902  
 If internal switcher is used, must place inductor within 5mm  
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.  
 If internal switcher is not used, VDDREG and REGOUT can float.

PLACE R3796 CLOSE TO U1400, PIN D24

ENET\_RESET\_L IS NOT ASSERTED WHEN WOL IS ACTIVE.  
 HENCE, RC (C3725 AND R3725) ARE NOT STUFFED.

Reserved for EMI  
 per RealTek request.

Ethernet PHY (RTL8211CL)  
 SYNC\_MASTER=SUMA SYNC\_DATE=05/23/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Configuration Settings:  
 PHYAD = 01 (PHY Address 00001)  
 AN[1:0] = 11 (Full auto-negotiation)  
 RXDLY = 0 (RXCLK transitions with data)  
 TXDLY = 0 (No TXCLK Delay)

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	37		

### WLAN Enable Generation

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))


NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.



### 3.3V ENET FET

@ 2.5V Vgs:  
Rds(on) = 90mOhm max  
I(max) = 1.7A (85C)

CRITICAL  
Q3810  
NTR4101P  
SOT-23-HP




MOBILE:  
Recommend aliasing PM\_SLP\_RMGT\_L and =P3V3ENET\_EN. Nets separated on ARB for alternate power options.

### 1.05V ENET FET

1.8V Vgs


CRITICAL  
Q3840  
SI2312BDS  
SOT23



Non-ARB:  
Recommend aliasing PM\_SLP\_RMGT\_L and =P1V05ENET\_EN. Nets separated on ARB for alternate power options.

### RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




PLACEMENT\_NOTE=place close to U1400

### Ethernet & AirPort Support

SYNC\_MASTER=SUMA SYNC\_DATE=07/01/2008

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	38	109

- COPY THIS PAGE FROM K36 CSA.39



ETHERNET CONNECTOR

SYNC\_MASTER=SUMA SYNC\_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	39		


### ODD Power Control



### SATA ODD Port




### SATA HDD Port




SATA Connectors		
SYNC_MASTER=CHANGZHANG	SYNC_DATE=04/14/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	45		


### Port Power Switch



### USB PORT A (FRONT PORT)



### USB/SMC Debug Mux



### USB PORT B (BACK PORT)

**External USB Connectors**

SYNC\_MASTER=YUAN.MA SYNC\_DATE=01/18/2008

**NOTICE OF PROPRIETARY PROPERTY**



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	46		



**Front Flex Support**

SYNC\_MASTER=YUAN.MA      SYNC\_DATE=05/28/2008



**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	48		

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC\_PB3:  
SMC\_IG\_THROTTLE\_L for MG systems.  
Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)




NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.


SMC  
SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/26/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	49		


### SMC Reset "Button" / Brownout Detect




### SMC AVREF Supply




### System (Sleep) LED Circuit




### SMC Crystal Circuit



### Debug Power "Button"



### SMC FSB to 3.3V Level Shifting



39A8	SMC_FAN_1_CTL	NC_SMC_FAN_1_CTL
39A8	SMC_FAN_2_CTL	NC_SMC_FAN_2_CTL
39A8	SMC_FAN_3_CTL	NC_SMC_FAN_3_CTL
39C8	SMC_GPU_THROTTLE_L	SMC_GPU_THROTTLE_L
39C8	ESTARLDO_EN	NC_ESTARLDO_EN
56C1 40B2 39C5	SMC_BC_ACOK	=CHGR_ACOK
39C8	SMC_P24	TP_SMC_P24
39C8	SMC_P26	SMC_RMON_MUX_SEL
39C8	SMC_P41	TP_SMC_P41
39A8	SMC_NB_CORE_ISENSE	SMC_MCP_CORE_ISENSE
39A8	SMC_NB_DDR_ISENSE	SMC_MCP_DDR_ISENSE
39A8	ALS_LEFT	SMC_CPU_FSB_ISENSE
39C5	SMC_GPU_VSENSE	SMC_MCP_VSENSE
39D8	SMC_EXCARD_PWR_EN	TP_SMC_EXCARD_PWR_EN
39D8	SMC_RSTGATE_L	TP_SMC_RSTGATE_L
39B8	SMC_PB3	NC_SMC_PB3
39A5	ALS_GAIN	NC_ALS_GAIN
39A8	SMC_ANALOG_ID	NC_SMC_ANALOG_ID
39A8	ALS_RIGHT	NC_ALS_RIGHT

39B8	SMC_PA0	R5091	100K	5A	1/16W	MP-LP	402
39B8	SMC_PA1	R5092	100K	5A	1/16W	MP-LP	402
47C3 40C7 40A3 39C5	SMC_ONOFF_L	R5070	10K	5A	1/16W	MP-LP	402
47A5 39B5 38B4	SMC_LID	R5071	100K	5A	1/16W	MP-LP	402
39A5	SMC_PH2	R5072	10K	5A	1/16W	MP-LP	402
41C5 39C5 39A8 37A8	SMC_TX_L	R5073	10K	5A	1/16W	MP-LP	402
41C3 39C5 39A8 37A8	SMC_RX_L	R5074	100K	5A	1/16W	MP-LP	402
ONENWIRE_PU							
56C2 39B8	SYS_ONENWIRE	R5075	2.0K	5A	1/16W	MP-LP	402
56A8 39C5 7A7	SMC_BS_ALERT_L	R5076	100K	5A	1/16W	MP-LP	402
41D5 39B5	SMC_TMS	R5077	10K	5A	1/16W	MP-LP	402
41D5 39B5	SMC_TDO	R5078	10K	5A	1/16W	MP-LP	402
41D3 39B5	SMC_TDI	R5079	10K	5A	1/16W	MP-LP	402
41D3 39B5	SMC_TCK	R5080	10K	5A	1/16W	MP-LP	402
56C1 40D5 39C5	SMC_BC_ACOK	R5087	470K	5A	1/16W	MP-LP	402
39B8	SMC_GPU_OVERTEMP_L	R5050	10K	5A	1/16W	MP-LP	402

39A8	SMC_FAN_1_TACH	R5051	10K	5A	1/16W	MP-LP	402
39A8	SMC_FAN_2_TACH	R5052	10K	5A	1/16W	MP-LP	402
39A8	SMC_FAN_3_TACH	R5053	10K	5A	1/16W	MP-LP	402
39C5	SMC_GPU_ISENSE	R5054	10K	5A	1/16W	MP-LP	402
39C5	SMC_NB_MISC_ISENSE	R5055	10K	5A	1/16W	MP-LP	402
39D5 34B7 21C7	SMC_ADAPTER_EN	R5085	10K	5A	1/16W	MP-LP	402
39B8	SMC_CASE_OPEN	R5086	10K	5A	1/16W	MP-LP	402
39B8	SMC_EXCARD_CP	R5088	10K	5A	1/16W	MP-LP	402
39C5	PM_SLP_B5_L	R5090	100K	5A	1/16W	MP-LP	402
64C8 39C5 21C3 7C3	PM_SLP_B4_L	R5090	100K	5A	1/16W	MP-LP	402
39B8	SMC_PA5	R5089	10K	5A	1/16W	MP-LP	402


SMC Support  
 SYNC\_MASTER=YUAN.MA SYNC\_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	50		




### LPC+SPI Connector



### Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP




### MCP79 Internal SPI MUX Support

NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON


### MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX




### SPI Frequency Clamp

ENSURES MCP79 SPI\_DO OR SPI\_CLK INPUT IS LOW WHEN STRAP IS LATCHED. NOT NEEDED FOR B01 OR LATER.



### SPI MUX BYPASS



### LPC+SPI Debug Connector

SYNC\_MASTER=CHANGZHANG SYNC\_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	51		


### MCP79 SMBUS "0" CONNECTIONS




### SMC "0" SMBus Connections




### SMC "A" SMBus Connections




### MCP79 SMBUS "1" CONNECTIONS




### SMC "Battery A" SMBus Connections



### SMC "B" SMBus Connections



### SMC "Management" SMBus Connections



### M97 SMBUS CONNECTIONS

SYNC\_MASTER=BEN SYNC\_DATE=04/21/2008


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	52	109


### CPU Voltage Sense / Filter



### MCP Voltage Sense / Filter



### PBUS VOLTAGE SENSE ENABLE & FILTER



### VOLTAGE SENSING

SYNC\_MASTER=YUNWU SYNC\_DATE=02/04/2008

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	53	109


### MCP VCore Current Sense



### MCP VCore Current Sense Filter

Place RC close to SMC


### MCP MEM VDD Current Sense



### MCP MEM VDD Current Sense Filter


Place RC close to SMC

### CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE



Place RC close to SMC


### CPU VCore Load Side Current Sense / Filter



Place RC close to SMC

### BMON CURRENT SENSE

PLACE U5413, R5423, R5431, C5459 NEAR SMC (U4900)



NOTE: MONITORING CURRENT FROM BATTERY TO PBUS (BATTERY DISCHARGE) ACROSS R7008


INA213 has gain of 50V/V

PLACE U5403 AND C5418 NEAR R7008

For engineering, stuff U5313 and unstuff R5330  
For production, stuff R5330 and unstuff U5313

PLACE R5491 AND C5390 CLOSE TO SMC

### DC-IN (AMON) CURRENT SENSE



**Current Sensing**

SYNC\_MASTER=YUNWU      SYNC\_DATE=04/07/2008


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	REV.
NONE	54	109	

### CPU T-Diode Thermal Sensor



### MCP T-Diode Thermal Sensor



REPLACED 518S0521 WITH 518S0519

#### Thermal Sensors

SYNC\_MASTER=YUNWU SYNC\_DATE=03/20/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	55	109




# Fan

SYNC\_MASTER=CHANGZHANG SYNC\_DATE=01/18/2008

## NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	56	109

### PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SMS	V_SMS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	800A	10 OHM	0.204 V	16.32E-6 W
PSOC	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	VIN	49A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


### PSOC PROGRAMMING CONNECTOR




### KEYBOARD CONNECTOR



### ISOLATION CIRCUIT



### TPAD BUTTONS DISABLE



**WELLSPRING 1**

SYNC\_MASTER=YUAN.MA      SYNC\_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	57	109

### BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812,R5813,C5818 MODIFIED



### IPD FLEX CONNECTOR





### 3V3 LDO FOR IPD



### KEYBOARD BACKLIGHT DRIVING AND DETECTION

To detect Keyboard backlight, SMC will tristate SMC\_SYS\_KBDLED:  
 LOW = keyboard backlight present  
 HIGH= keyboard backlight not present  
 BOM OPTION: KBDLED\_YES  
 TURNED ON FOR BEST MLB CONFIG  
 R5853 ALWAYS PRESENT




### KBD BACKLIGHT CONNECTOR

**WELLSPRING 2**  
 SYNC\_MASTER=YUAN.MA SYNC\_DATE=05/09/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	58		



### Digital SMS




Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

### Analog SMS



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

**SMS**


SYNC\_MASTER=YUNWU      SYNC\_DATE=06/26/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	59		



Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191  
 Any of the 4 frequencies can be selected  
 with R6190, R6191, R5190 and R5191

**SPI ROM**

SYNC\_MASTER=CHANGZHANG      SYNC\_DATE=05/02/2008


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	61		

### AUDIO CODEC APPLE P/N 353S1538



### AUDIO 4.6V REGULATOR APPLE P/N 353S1897



**AUDIO: CODEC**

SYNC\_MASTER=AUDIO SYNC\_DATE=07/01/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# MIKEY RECEIVER CKT




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0114	1	100K 5% 0402 RESISTOR	R6304	?	MIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	R6304	?	NOMIKEY
132S0045	1	0.001UF 50V 10% 0402 CAP	C6304	?	MIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	C6304	?	NOMIKEY

## AUDIO: MIKEY

SYNC\_MASTER=AUDIO SYNC\_DATE=07/03/2008

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	63	109


SATELLITE & SUB TWEETER AMPLIFIER APN:353S1595

SATELLITE 169 HZ < FC < 282 HZ  
SUB 80 HZ < FC < 132 HZ  
GAIN 12DB


ALIAS OF PP5VLT\_S3, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM  
VOLTAGE=5V  
5308 5388 RC1=PP5V\_S3\_AUDIO\_AMP



ALIAS OF PP5VLT\_S3, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM  
5308 5388 RC1=PP5V\_S3\_AUDIO\_AMP



ALIAS OF PP5VLT\_S3, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM  
5308 5388 RC1=PP5V\_S3\_AUDIO\_AMP



**AUDIO: SPEAKER AMP**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=07/01/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	66		

AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR  
APN: 518S0520

SPEAKER CONNECTOR  
APN: 518S0519

MIC EMI FILTER

AUDIO: JACK

SYNC\_MASTER=AUDIO SYNC\_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE D DRAWING NUMBER 051-7918 REV. C

SCALE NONE SHIT 67 OF 109

AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX



D

C

B

A

D

C

B

A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1


HP/LO AMP  
APN:353S1637  
PORT D HP/LO

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP OUT	0X0C (12)	0X02 (2)	0X14 (20,PORTD)	GPIO 0	0X14 (20,PORTD)
SAT SPKRS	0X0D (13)	0X03 (3)	0X18 (24,PORTB)	VREF_B(100%)	N/A
SUB SPKR	0X0F (15)	0X05 (5)	0X1A (26,PORTC)	VREF_B(100%)	N/A
SPDIF OUT	N/A	0X06 (6)	0X1E (30,SPDIF OUT)	N/A	0X16 (22, PORTG)


CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER	VOLUME	MUTE CONTROL	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X08 (8)	0X08 (8)	0X15 (21,PORTA)	N/A	0X15 (21,PORTA)
MIC IN	0X24 (36)	0X07 (7)	0X07 (7)	0X07 (7)	0X19 (25,PORTF)	VREF_F (80%)	N/A
SPDIF IN	N/A	N/A	N/A	0X0A (10)	0X1F (31,SPDIF IN)	N/A	N/A




PORT D DETECT PORT G DETECT (SPDIF DELEGATE)

MAX9724 GAIN/FILTER COMPONENTS  
AV\_PB = -1 V/V, FC\_HPF=5.28HZ, FC\_LPF=34.45KHZ



PLACE L6800/C6800 CLOSE TO Q6800

MIC INPUT CIRCUITRY



LINE-IN (PORT A) DETECT

PORT A LI

AUDIO: JACK TRANSLATORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	68		

### MagSafe DC Power Jack

CRITICAL  
J6900  
78048-0573  
M-RT-SM


CRITICAL  
F6905  
6AMP-24V

Q6910 restricts system load to 10K-70K window until adapter detects system and enables 16.5V output.




### 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




### BIL BUTTON DEBOUNCE CIRCUIT




### BATTERY POWER CONNECTOR

CRITICAL  
J6950  
BAT-M98  
F-RT-SM



### BATTERY SIGNAL CONNECTOR

CRITICAL  
J6955  
78171-0005  
M-RT-SM



**DC-In & Battery Connectors**

SYNC\_MASTER=JACK SYNC\_DATE=03/13/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	NONE	SHT	OF 109




# PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz  
 MAX CURRENT = 7A  
 (?? limited)

### AMON PULLDOWN LOGIC



### BATTERY INRUSH FETS




**PBUS Supply/Battery Charger**  
 SYNC\_MASTER=RAYMOND SYNC\_DATE=01/31/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# 5V\_RT/3.3V POWER SUPPLY


$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$




PWM FREQ. = 300 KHZ  
MAX CURRENT = 4A

PWM FREQ. = 375 KHZ  
MAX CURRENT = 4A



5V开启信号



3.3V开启信号


ROUTING NOTE:  
Place XW7201 between Pin 15 and Pin 25 of U7200.

SEPARATED MASTER PGOOD FOR BOTH 5V AND 3V3.

**5V/3.3V SUPPLY**  
 SYNC\_MASTER=RAYMOND    SYNC\_DATE=02/08/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	72		

# 1.5V/0.75V (DDR3) POWER SUPPLY



$$V_{OUT} = 0.75V * (1 + R_A / R_B)$$


MAX CURRENT = 12A  
 PWM FREQ. = 400 KHZ  
 PUT ONE BULK CAP NEXT TO THE LOAD  
 =PP1V5\_S3\_REG

STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V

**1.5V/0.75V DDR3 SUPPLY**  
 SYNC\_MASTER=RAYMOND SYNC\_DATE=01/31/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	73	109



NOTE 1: C7432, C7433 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 \*\*ON THE CPU PAGE\*\* PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

# IMVP6 CPU VCore Regulator

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE1	1.5 MM	0.25 MM
IMVP6_BOOT1	0.25 MM	0.25 MM
IMVP6_UGATE1	1.5 MM	0.25 MM
IMVP6_LGATE1	1.5 MM	0.25 MM
IMVP6_ISEN1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE2	0.25 MM	0.25 MM
IMVP6_BOOT2	0.25 MM	0.25 MM
IMVP6_UGATE2	0.25 MM	0.25 MM
IMVP6_LGATE2	0.25 MM	0.25 MM
IMVP6_ISEN2	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.25 MM
IMVP6_RTN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

### IMVP6 CPU VCore Regulator

SYNC\_MASTER=RAYMOND SYNC\_DATE=01/31/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHEET	OF
NONE	74	109

# MCP VCORE / 5V\_S3 LEFT REGULATOR



(Q7510 LIMIT)  
7A MAX OUTPUT  
VOUT = 5V  
FREQ = 400 KHZ

Vout = See below  
Max Current: 25A?  
(Q7560 Limit)  
FREQ = 300 KHZ

$$V_{out} = 0.7V * (1 + R_a / R_b)$$

$$V_{out} = 2.0V * R_{eq} / (R_a + R_{eq})$$

$$R_{eq} = R_b || R_c || R_d || R_e$$

- 6486 EN = P5VLT\_S3\_EN
- 6485 PGND = MCPCORE\_S0\_PGND
- 6484 P5V LT\_S3\_PGND
- 6481 EN = MCPCORE\_S0\_EN

- 21C3 21A3 MCP VID<0>
- 21C3 21A3 MCP VID<1>
- 21C3 21A3 MCP VID<2>

MCP79 Rev A01 requires higher core & analog voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0383	1	RES.MTL.FILM,1/16W,49.9K,1,0402,SMD,LP	R7570		MCP_A01
114S0401	1	RES.MTL.FILM,1/16W,78.7K,1,0402,SMD,LP	R7571		MCP_A01
114S0484	1	RES.MTL.FILM,1/16W,549K,1,0402,SMD,LP	R7580		MCP_A01
114S0454	1	RES.MTL.FILM,1/16W,274K,1,0402,SMD,LP	R7581		MCP_A01
114S0423	1	RES.MTL.FILM,1/16W,133K,1,0402,SMD,LP	R7582		MCP_A01
114S0373	1	RES.MTL.FILM,1/16W,40.2K,1,0402,SMD,LP	R7570		MCP_A01P&MCP_A01Q
114S0404	1	RES.MTL.FILM,1/16W,84.5K,1,0402,SMD,LP	R7571		MCP_A01P&MCP_A01Q
114S0458	1	RES.MTL.FILM,1/16W,301K,1,0402,SMD,LP	R7580		MCP_A01P&MCP_A01Q
114S0447	1	RES.MTL.FILM,1/16W,237K,1,0402,SMD,LP	R7581		MCP_A01P&MCP_A01Q
114S0411	1	RES.MTL.FILM,1/16W,100K,1,0402,SMD,LP	R7582		MCP_A01P&MCP_A01Q

Rev A01 Production

VID<2:0>	Voltage	Voltage	MCP Target
000	+1.224V	+1.060V	+1.05V
001	+1.159V	+0.994V	+1.00V
010	+1.101V	+0.937V	+0.95V
011	+1.049V	+0.885V	+0.90V
100	+0.995V	+0.830V	+0.85V
101	+0.952V	+0.789V	+0.80V
110	+0.913V	+0.752V	+0.75V
111	+0.876V	+0.719V	+0.70V

M97 DIFFERENCES FROM LAST SYNC ON 12/05/07 TO T18 MLB:  
 Added C7568 bulk cap on output.  
 Tied TON to REF.  
 Changed Q7510 to 376S0674.  
 C7500 changed to 138S0638.  
 L7560 changed from T18 MLB inductor to 152S0782.  
 Changed Q7565 to 376S0637.  
 Changed R7514 to 280K, R7564 to 180K.

**MCP VCORE REGULATOR**

SYNC\_MASTER=RAYMOND SYNC\_DATE=01/31/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	75	109

# CPUVTT POWER SUPPLY




**CPU VTT(1.05V) SUPPLY**  
 SYNC\_MASTER=RAYMOND SYNC\_DATE=02/08/2008


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	76		

# 1.8V S0 SWITCHER



## MCP 1.05V\_S5 AUXC SUPPLY



MCP79 Rev A01 requires higher voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0464	1	RES,MTL FILM,1/16W,348K,1%,0402,SMD,LF	R7781		MCP_A01&MCP_A01P&MCP_A01Q


VOUT = 1.102V

### MISC POWER SUPPLIES

SYNC\_MASTER=RAYMOND SYNC\_DATE=01/23/2008

#### NOTICE OF PROPRIETARY PROPERTY






THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	77	109

Power Control Signals


State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




VOLTAGE MONITOR




3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT



OTHER S0 RAILS PGOOD



Unused PG0OD signal



POWER SEQUENCING

SYNC\_MASTER=YUAN.MA SYNC\_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	78	109




### 3.3V S3 FET




MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.182 A (EDP)

### 3.3V S0 FET



MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.431 A (EDP)


### 1.05V S0 FET



MOSFET	FDC655BN
CHANNEL	N-TYPE
RDS(ON)	30 MOHM @4.0V VGS
LOADING	1.1A (EDP)

### 1.5V S0 FET


(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)



MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 MOHM @3.5V VGS
LOADING	5A (EDP)

### MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM\_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM\_VTT\_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.




90mA max load @ 0.9V  
81mW max power  
CKT FROM T18

### POWER FETS


SYNC\_MASTER=YUAN.MA SYNC\_DATE=04/04/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	051-7918	REV.	C
SCALE	NONE	SHT	79	OF	109




**LVDS CONNECTOR**  
 SYNC\_MASTER=NMARSYNC\_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	90		

1886	=MCP_HDMI_TXC_P	DP_ML_P<3>	68C8_73C3
1886	=MCP_HDMI_TXC_N	DP_ML_N<3>	MAKE_BASE=TRUE 68C8_73C3
1886	=MCP_HDMI_TXD_P<0>	DP_ML_P<2>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<0>	DP_ML_N<2>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_P<1>	DP_ML_P<1>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<1>	DP_ML_N<1>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_P<2>	DP_ML_P<0>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<2>	DP_ML_N<0>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_HPD	DP_HPD	MAKE_BASE=TRUE 68A8
18A1	=MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	67C8
18A1	=MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	MAKE_BASE=TRUE 67C8


Display Port Interoperability spec says that sources or sinks which do both DP and DVI must depend on the external adapter for pull ups on DDC lines (since DP AUX CH has 100K pull up/down on the MLB)...



**DISPLAYPORT SUPPORT**  
 SYNC\_MASTER=AMASON SYNC\_DATE=04/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	93		

### Port Power Switch



**DisplayPort Connector**

SYNC\_MASTER=AMASON      SYNC\_DATE=06/30/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	94		

\*Q9701, D9701, C9709, C9710, L9701, R9702, AND R9715 SHOULD ALL BE PLACED NEAR EACHOTHER.  
\*BOOST\_FET\_CNTL AND PPVOUT\_S0\_LCDBKLT\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.



LCD BACKLIGHT DRIVER  
SYNC\_MASTER=VITE SYNC\_DATE=08/12/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	97	109



\*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT

D

D

C


C

B

B

A

A



**LCD Backlight Support**

SYNC\_MASTER=VITE SYNC\_DATE=06/30/2008


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	REV.
NONE	98	109	

FSB (Front-Side Bus) Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include FSB\_50S and FSB\_DSTB\_50S.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include FSB\_DATA, FSB\_DSTB, FSB\_ADDR, FSB\_ADSTB, and FSB\_1X.

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended. FSB 4X signals / groups shown in signal table on right. Signals within each 4x group should be matched within 5 ps of strobe.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2. SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3.

CPU Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU\_50S and CPU\_27P4S.

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_AGTL, CPU\_8MIL, CPU\_COMP, CPU\_GTLREF, CPU\_ITP, and CPU\_VCCSENSE.

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2. SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4.

MCP FSB COMP Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes MCP\_50S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes MCP\_FSB\_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4.

FSB Clock Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_FSB\_100D.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK\_FSB.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5.

CPU / FSB Net Properties

Large table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Lists various signal groups like FSB\_DATA\_GROUP0, FSB\_ADDR\_GROUP0, CPU\_ASYNC, CPU\_SYNC, etc.

CPU/FSB Constraints

SYNC\_MASTER=T18\_MLB SYNC\_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Table with columns: DRAWING NUMBER (051-7918), SCALE (NONE), SHEET (100 OF 109), REV. (C).

Memory Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM\_40S, MEM\_40S\_VDD, MEM\_70D, MEM\_70D\_VDD.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM\_CLK2MEM, MEM\_CTRL2CTRL, MEM\_CMD2MEM, MEM\_CMD2CMD, MEM\_CMD2MEM, MEM\_DATA2DATA, MEM\_DATA2MEM, MEM\_DQS2MEM, MEM\_2OTHER.

Memory Bus Spacing Group Assignments

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Multiple rows defining spacing rules for MEM\_CLK, MEM\_CTRL, MEM\_CMD, MEM\_DATA, MEM\_DQS, and MEM\_2OTHER.

Need to support MEM\*-style wildcards!

DDR2: DQ signals should be matched within 20 ps of associated DQS pair. DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement. All DQS pairs should be matched within 100 ps of clocks. CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps. A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement. All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate). DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3: DQ signals should be matched within 5 ps of associated DQS pair. DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps. No DQS to clock matching requirement. CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps. A/BA/cmd signals should be matched within 5 ps of CLK pairs. All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate). DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MCP\_MEM\_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

Memory Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Lists various constraints for MEM\_A and MEM\_B signals, including CLK, CKE, CS, ODT, A, BA, RAS, CAS, WE, L, DQ, DQS, DM, and COMP.

Memory Constraints box containing SYNC\_MASTER=T18\_MLB, SYNC\_DATE=01/04/2008, NOTICE OF PROPRIETARY PROPERTY, and THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple logo and drawing information: DRAWING NUMBER 051-7918, SCALE NONE, SHEET 101 OF 109.



PCI-Express

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCI\_E\_90D and CLK\_PCI\_E\_100D.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include FCIE and MCP\_PEX\_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.4

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP\_100D, LVDS\_100D, and MCP\_DV\_COMP.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT and LVDS.

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SATA\_100D and SATA\_100D\_HDD.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SATA and SATA\_TERM.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

Main table listing constraints with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE, and a list of constraint names and IDs.

MCP Constraints 1. SYNC\_MASTER=T18\_MLB. SYNC\_DATE=01/04/2008. NOTICE OF PROPRIETARY PROPERTY. THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE, II NOT TO REPRODUCE OR COPY IT, III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART.

APPLE INC. DRAWING NUMBER: 051-7918. SCALE: NONE. SHEET: 102 OF 109. REV: c.

PCI Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCI\_55S and CLK\_PCI\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCI and CLK\_PCI.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

LPC Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC\_55S and CLK\_LPC\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK\_LPC.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MCP\_USB\_RBBIAS and USB\_90D.

Two tables with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

SMBus Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

HDA Audio Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include HDA and MCP\_HDA\_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

SIO Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_SLOW\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK\_SLOW.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.

SPI Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.

Main table listing electrical constraints with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, and SPACING. Rows include MCP\_DEBUG, PCI\_AD, LPC\_AD, USB\_CAMERA, SMBUS\_MCP\_0\_CLK, HDA\_BIT\_CLK, MCP\_HDA\_PULLDN\_COMP, MCP\_SLOW\_CLK, SPI\_CLK, SPI\_CS0\_L, and SPI\_CS1\_R\_L.

MCP Constraints 2. SYNC\_MASTER=T18\_MLB. SYNC\_DATE=12/14/2007. NOTICE OF PROPRIETARY PROPERTY. THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE, II NOT TO REPRODUCE OR COPY IT, III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART.

APPLE INC. DRAWING NUMBER: D 051-7918. SCALE: NONE. SHEET: 103 OF 109. REV. C.

MCP RGMI (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	1806
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	1806
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	1803 3445
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	3386 3443
ENET_INTR_I	ENET_MII_55S	ENET_MII	ENET_INTR_L	
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	1803 3386
ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	1803 3386
ENET_PWRDWN_I	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L	
ENET_CLK125M_RXCLK_R	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	3304
ENET_CLK125M_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	1806 3303
ENET_RXD<0>	ENET_MII_55S	ENET_MII	ENET_RXD<0>	3304
ENET_RXD<0>	ENET_MII_55S	ENET_MII	ENET_RXD<0>	1806 3303
ENET_RXD<3..3>	ENET_MII_55S	ENET_MII	ENET_RXD<3..3>	1806 3303
ENET_RXD<3..3>	ENET_MII_55S	ENET_MII	ENET_RXD<3..3>	1806 3381
ENET_RXD<3..3>	ENET_MII_55S	ENET_MII	ENET_RXD<3..3>	3384
ENET_CLK125M_TXCLK_R	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK_R	3306
ENET_CLK125M_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	1803 3308
ENET_TXD<0>	ENET_MII_55S	ENET_MII	ENET_TXD<0>	1803 3306
ENET_TXD<3..3>	ENET_MII_55S	ENET_MII	ENET_TXD<3..3>	1803 3306
ENET_TXD<3..3>	ENET_MII_55S	ENET_MII	ENET_TXD<3..3>	1803 3386
ENET_RESET_L	ENET_MII_55S	ENET_MII	ENET_RESET_L	1803 3387
ENET_MDI_P<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0>	3383 3587 3507
ENET_MDI_N<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3..0>	3383 3587 3507
ENET_MDI_TRAN_P<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_P<3..0>	3584 3504 3505
ENET_MDI_TRAN_N<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_N<3..0>	3584 3504 3505

D  
C  
B  
A

D  
C  
B  
A

**Ethernet Constraints**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=03/19/2008


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	
NONE	104	109	

8 7 6 5 4 3 2 1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 55G	SMB	SMBUS_SMC_A_S3_SCL	785 7D5 42D2
SMBUS_SMC_A_S3_SDA	SMB 55G	SMB	SMBUS_SMC_A_S3_SDA	785 7D5 42D2
SMBUS_SMC_B_S0_SCL	SMB 55G	SMB	SMBUS_SMC_B_S0_SCL	42C2
SMBUS_SMC_B_S0_SDA	SMB 55G	SMB	SMBUS_SMC_B_S0_SDA	42C2
SMBUS_SMC_O_S0_SCL	SMB 55G	SMB	SMBUS_SMC_O_S0_SCL	42D5
SMBUS_SMC_O_S0_SDA	SMB 55G	SMB	SMBUS_SMC_O_S0_SDA	42D5
SMBUS_SMC_BSA_SCL	SMB 55G	SMB	SMBUS_SMC_BSA_SCL	7A7 7B7 42C5
SMBUS_SMC_BSA_SDA	SMB 55G	SMB	SMBUS_SMC_BSA_SDA	42C5
SMBUS_SMC_MGMT_SCL	SMB 55G	SMB	SMBUS_SMC_MGMT_SCL	42B5
SMBUS_SMC_MGMT_SDA	SMB 55G	SMB	SMBUS_SMC_MGMT_SDA	42B5

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	
	1TO1_DIFFPAIR		CHGR_CSI_N	
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	
	1TO1_DIFFPAIR		CHGR_CSO_N	

D  
C  
B  
A

D  
C  
B  
A

8 7 6 5 4 3 2 1

**SMC Constraints**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=01/04/2008


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	
NONE	106	109	

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

M97 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DIFFPAIR	CHGR_CSO_R_P		44A8	57B3
DIFFPAIR	CHGR_CSO_R_N		44A8	57B3
DIFFPAIR	CPUTHMSNS_D2_P		45C5	
DIFFPAIR	CPUTHMSNS_D2_N		45C5	
DIFFPAIR	CPU_THERMD_P		10C6	45D5
DIFFPAIR	CPU_THERMD_N		10C6	45D5
DIFFPAIR	ISNS_CPUVTT_P		44B7	
DIFFPAIR	ISNS_CPUVTT_N		44B7	
DIFFPAIR	ISNS_P1VSSOMCP_P		44C7	
DIFFPAIR	ISNS_P1VSSOMCP_N		44C7	
DIFFPAIR	ISNS_PVCORESOMCP_P		44D8	
DIFFPAIR	ISNS_PVCORESOMCP_N		44D8	61C4
DIFFPAIR	MCPHMSNS_D2_P		7C7	45B5
DIFFPAIR	MCPHMSNS_D2_N		7C7	45B5
DIFFPAIR	MCP_THMDIODE_P		21C3	45C5
DIFFPAIR	MCP_THMDIODE_N		21C3	45C5

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

M97 SPECIAL CONSTRAINTS

SYNC\_MASTER=M97\_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	107	109

M97 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA_P1MM				MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
DEFAULT	*	Y	=50_OHM_SE	0.100MM	30 MM	0 MM	0 MM	
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM				
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM				
50_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM				
40_OHM_SE	*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
27F4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM				
27F4_OHM_SE	*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
70_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.151 MM	0.100 MM	=STANDARD	0.224 MM	0.224 MM	
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM	
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM	
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
100_OHM_DIFF_HDD	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
100_OHM_DIFF_HDD	ISL3, ISL4, ISL9, ISL10	Y	0.083 MM	0.083 MM		0.400 MM	0.400 MM	
100_OHM_DIFF_HDD	TOP, BOTTOM	Y	0.095 MM	0.095 MM		0.400 MM	0.400 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM	
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_LPC	*	BGA_P1MM	BGA_P2MM
CLK_PCI	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_SLOW	*	BGA_P1MM	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA_P1MM	STANDARD
MEM_40S_VDD	BGA_P1MM	STANDARD

M97 RULE DEFINITIONS

SYNC\_MASTER=M97\_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	NONE	SHT	OF
		109	109