

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

IMG5 17" REV E

11/01/05

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
E		408158	PRODUCTION RELEASED	DATE	DATE
				11/01/05	?

D

D

PDF	CSA	CONTENTS	SYNC MASTER	DATE
2	2	System Block Diagram	FINO-DD	06/20/2005
3	4	Power Block Diagram	FINO-PC	06/20/2005
4	5	Table Items	FINO-M23	08/26/2005
5	6	FUNC TEST 1 OF 2	FINO-ME	06/20/2005
6	7	Power Conn / Alias	M23-PC	06/20/2005
7	8	Signal Alias	FINO-DD	06/20/2005
8	9	FUNC TEST 2 OF 2	FINO-ME	06/20/2005
9	11	1.8V Vreg	M23-PC	06/20/2005
10	12	1.5V Vreg	FINO-PC	06/20/2005
11	13	1.2V Vreg	FINO-PC	06/20/2005
12	15	2.5V Vreg	FINO-PC	06/20/2005
13	16	5V & 3.3V Fets	FINO-PC	06/20/2005
14	17	Vesta Core / Misc	FINO-DC	06/20/2005
15	19	KODIAK CORE & BYPASS	Q63	08/01/2005
16	20	KODIAK & SHASTA MISC	FINO-ME	06/20/2005
17	23	Shasta Core Power	Q63	08/01/2005
18	24	Shasta Serial / Misc	FINO-ME	06/20/2005
19	25	PULSAR2 POWER	Q63	08/01/2005
20	26	PULSAR2 CLOCKS	FINO-ME	06/20/2005
21	27	Pulsar Aliases	FINO-ME	06/20/2005
22	28	System Management Unit	Q63	08/01/2005
23	29	SMU SUPPLEMENTAL (2)	FINO-HS	06/20/2005
24	30	SMU SUPPLEMENTAL (3)	FINO-HS	06/20/2005
25	31	SMU SUPPLEMENTAL (4)	FINO-HS	06/20/2005
26	32	Fan 0, 1 & System Temp	FINO-HS	06/20/2005
27	33	Fan 2 & HD Temp	FINO-HS	06/20/2005
28	39	I2C Connections	FINO-ME	06/20/2005
29	41	KODIAK EI PWR & CAPS	Q63	08/01/2005
30	42	KODIAK EI A	Q63	08/01/2005
31	43	CPU EI AND IO	FINO-HS	06/20/2005
32	44	KODIAK EI B	Q63	08/01/2005
33	47	CPU STRAPS	FINO-HS	06/20/2005
34	48	CPU POWER AND BYPASS	FINO-HS	06/20/2005
35	49	PROC DECOUPLING	FINO-HS	06/20/2005
36	50	CPU VCORE VREG	M23-HS	06/20/2005
37	52	CPU VCORE MORE BYPASS	FINO-HS	06/20/2005

PDF	CSA	CONTENTS	SYNC MASTER	DATE
38	54	CPU AVDD VREG	FINO-HS	06/20/2005
39	55	T,V,I SENSORS	FINO-HS	06/20/2005
40	56	CPU ALIASES & MISC	FINO-HS	06/20/2005
41	58	KODIAK NBMEM PWR & CAPS	Q63	08/01/2005
42	59	Kodiak Memory Dq/Ctl	FINO-DS	06/20/2005
43	61	Parallel Term	FINO-DS	06/20/2005
44	62	Main Memory Clock Buffer	FINO-DS	06/20/2005
45	63	MEMORY ADDR BRANCHING	FINO-DS	06/20/2005
46	67	Memory Dimm A	FINO-DS	06/20/2005
47	68	MLB Mem Series Term	FINO-DS	06/20/2005
48	69	On-Board DDR SDRAM	FINO-DS	06/20/2005
49	70	On-Board DDR SDRAM	FINO-DS	06/20/2005
50	82	KODIAK PCI-E X16	Q63	08/01/2005
51	84	GPU PCIe	M23-DD	06/20/2005
52	85	Graphics Vregs	M23-DD	06/20/2005
53	86	GPU Core Power	FINO-DD	06/20/2005
54	87	GPU Frame Buffer	FINO-DD	06/20/2005
55	88	FB Series Termination	FINO-DD	06/20/2005
56	89	GPU GDDR SDRAM A	FINO-DD	06/20/2005
57	90	GPU GDDR SDRAM B	FINO-DD	06/20/2005
58	92	GPU Straps	FINO-DD	06/20/2005
59	93	GPU DVI & DACs	FINO-DD	06/20/2005
60	96	TMDS/Inverter/ExtVGA	M23-DD	06/20/2005
61	97	KODIAK PCI-E CONST	FINO-DD	06/20/2005
62	98	KODIAK HT16	Q63	08/01/2005
63	101	HT ALIASES	FINO-ME	06/20/2005
64	103	Shasta HyperTransport	Q63	08/01/2005
65	119	Shasta PCI Interface	Q63	08/01/2005
66	120	PCI SERIES TERMINATION	FINO-MW	06/20/2005
67	121	AIRPORT & BLUETOOTH	FINO-MW	06/20/2005
68	122	USB 2.0 PCI Interface	Q63	08/01/2005
69	125	BootROM	Q63	08/01/2005
70	127	Shasta Disk	M23-DC	06/20/2005
71	129	Disk Connectors	M23-DC	06/20/2005
72	130	ENET SERIES TERM	FINO-DC	06/20/2005
73	131	Shasta Ethernet	Q63	08/01/2005

PDF	CSA	CONTENTS	SYNC MASTER	DATE
74	132	Vesta Ethernet PHY	Q63	08/01/2005
75	136	ETHERNET CONNECTOR	FINO-DC	06/20/2005
76	138	Shasta FireWire	Q63	08/01/2005
77	139	Vesta FireWire PHY	Q63	08/01/2005
78	140	FIREWIRE CONNECTORS	FINO-DC	06/20/2005
79	142	USB Host Interfaces	FINO-PC	07/05/2005
80	143	USB Device Interfaces	FINO-PC	06/20/2005
81	144	Flash Media Ctrl	FINO-PC	06/20/2005
82	145	Flash Connector	FINO-PC	06/20/2005
83	147	AUDIO: CODEC	FINO-SO	10/07/2005
84	148	AUDIO: LINE INPUT AMP	FINO-SO	10/07/2005
85	150	AUDIO: LINE OUT AMP	FINO-SO	10/07/2005
86	152	AUDIO: SPEAKER AMP	FINO-SO	10/07/2005
87	153	AUDIO: CONNECTORS	FINO-SO	10/07/2005
88	154	AUDIO: POWER SUPPLIES	FINO-SO	10/07/2005

C

C

B

B

A

A

<p style="font-size: small;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX: _____</p> <p>X.XX: _____</p> <p>X.XXX: _____</p> <p>ANGLES: _____</p> <p style="font-size: x-small;">DO NOT SCALE DRAWING</p> <div style="text-align: center;"> <p style="font-size: x-small;">THIRD ANGLE PROJECTION</p> </div>	<p>METRIC</p> <table border="1" style="width: 100%; border-collapse: collapse; font-size: x-small;"> <tr> <td>DRAPTER</td><td>/</td><td>DESIGN CK</td><td>/</td></tr> <tr> <td>ENG APPD</td><td>/</td><td>MFG APPD</td><td>/</td></tr> <tr> <td>QA APPD</td><td>/</td><td>DESIGNER</td><td>/</td></tr> <tr> <td>RELEASE</td><td>/</td><td>SCALE</td><td>NONE</td></tr> </table> <p style="font-size: x-small;">MATERIAL/FINISH NOTED AS APPLICABLE</p> <p style="font-size: x-small;">SIZE D</p>	DRAPTER	/	DESIGN CK	/	ENG APPD	/	MFG APPD	/	QA APPD	/	DESIGNER	/	RELEASE	/	SCALE	NONE	<p style="text-align: center; font-size: large;"> Apple Computer Inc.</p> <p style="font-size: x-small; text-align: center;">NOTICE OF PROPRIETARY PROPERTY</p> <p style="font-size: x-small; text-align: center;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p style="font-size: x-small; text-align: center;">I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p style="font-size: x-small; text-align: center;">II. NOT TO REPRODUCE OR COPY IT</p> <p style="font-size: x-small; text-align: center;">III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> <p style="text-align: center; font-size: large; font-weight: bold;">SCH , MLB , IMG5 , 17</p> <table border="1" style="width: 100%; border-collapse: collapse; font-size: x-small;"> <tr> <td style="width: 60%;">DRAWING NUMBER</td> <td style="width: 40%;">REV.</td> </tr> <tr> <td style="text-align: center; font-weight: bold;">051-6790</td> <td style="text-align: center; font-weight: bold;">E</td> </tr> </table> <p style="font-size: x-small; text-align: right;">SHT 1 OF 154</p>	DRAWING NUMBER	REV.	051-6790	E
DRAPTER	/	DESIGN CK	/																			
ENG APPD	/	MFG APPD	/																			
QA APPD	/	DESIGNER	/																			
RELEASE	/	SCALE	NONE																			
DRAWING NUMBER	REV.																					
051-6790	E																					

8

7

6


5

4

3

2


1



System Block Diagram
SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	2	OF 154
NONE			



Power Block Diagram
 SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	REV.
NONE	4	154	



PROCESSORS

NEED TO UPDATED BIN CODES AS NOTES

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION	
337S3224	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,1.9G,85C	1.9GHZ	1.10V	45W	50MV	U4300	17_INCH_LCD	CRITICAL
337S3220	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.1G,85C	2.1GHZ	1.10V	45W	50MV	U4300	20_INCH_LCD	CRITICAL

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3225	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.15V
337S3226	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.20V
337S3227	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.25V
337S3228	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.15V
337S3229	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.20V
337S3230	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.25V
337S3231	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.30V
337S3221	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.15V
337S3222	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.20V
337S3223	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.25V

ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
343S0379	1	IC,KODIAK,V1.2,PBGA,200MM	U1900		CRITICAL
343S0377	1	IC,ASIC,SHASTA,V1.1,PBGA,LF	U2300		CRITICAL
343S0356	1	IC,ASIC,VESTA,V1.3,LF	U1701		CRITICAL
343S0319	1	IC,PULSAR2,100P,P8MM,BGA	U2500		CRITICAL

MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
051-6790	1	PCB,SCHM,MLB,M23	SCH1	17_INCH_LCD	
051-6863	1	PCB,SCHM,MLB,M33	SCH1	20_INCH_LCD	
820-1783	1	PCB,FAB,MLB,M23	MLB1	17_INCH_LCD	CRITICAL
820-1766	1	PCB,FAB,MLB,M33	MLB1	20_INCH_LCD	CRITICAL
062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VFP1		
825-6447	1	BARCODE LABEL, MLB	LBL1		
341T1751	1	IC,FLASH,1MX8,3.3V,90NS	UC500		CRITICAL
341T1752	1	PURCH ASSY, SMU BIG	U2800		CRITICAL
603-7318	1	M23 CPU HEATSINK	MECH1	OMIT	CRITICAL
603-7321	1	M33 CPU HEATSINK	MECH1	OMIT	CRITICAL
603-7319	1	M23 GPU HEATSINK	MECH2	OMIT	CRITICAL HEATSINKS ARE NOW ON THE PD BOM
603-7322	1	M33 GPU HEATSINK	MECH2	OMIT	CRITICAL
603-7320	1	M23 NB HEATSINK	MECH3	OMIT	CRITICAL
603-7323	1	M33 NB HEATSINK	MECH3	OMIT	CRITICAL
875-1905	1	CPU GAP FILLER	GAP1		
875-2429	1	LED COVER TAPE	TAPE1	17_INCH_LCD	

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0140	378S0141		LED700,LED702	KINGBRIGHT LED
343S0388	343S0356		U1701	VESTA A4
126S0078	126S0086		C722	EL CAP
126S0068	126S0088		CF000	EL CAP
353S1321	353S1105		U400	LM339
138S0558	138S0547			10UF CAP ALL LOC.
124-0338	124-0333			PANASONIC CAPS

Table Items

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	5	154	

NO TEST XW NETS

Table with 3 columns: Part number, Description, and Value. Includes items like GND U1100, GND U1200, GND U1300, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like GND GPU TPVSS, GND GPU TVSSR, GND GPU VSSDI, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like GND NEC AVSS R, GND AUDIO SPKRAMP PLANE, GND AUDIO CODEC, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like TP FBBCS1 L, AUD 4V5 FB, ITS RUNNING, etc.


Table with 3 columns: Part number, Description, and Value. Includes items like Q800 D, Q800 G, Q801 B, etc.

FUNC TEST NETS

NOTES FROM TOM FUSSELMAN
PLACE TWO TEST POINTS ON TOP SIDE FOR PP3V3_ALL AND GND
PLACE WITHIN 1 INCH OF EACH OTHER
USE FAT TRACES

Table with 3 columns: Part number, Description, and Value. Includes items like FUNC_TEST=TRUE PPVCORE_CPU, FUNC_TEST=TRUE PP3V3_ALL_SMU, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like FUNC_TEST=TRUE SMU_BOOT_SCLK, FUNC_TEST=TRUE SMU_BOOT_RXD, etc.



EE IDENTIFIED NO TEST NETS

Table with 3 columns: Part number, Description, and Value. Includes items like NC EI_NB_TO_CPU_B_CLK_P, NC EI_NB_TO_CPU_B_CLK_N, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like KPVDD2, KPGND2, CPU DIODE POS, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like RFBDC126, RFBDC125, RFBDC124, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like RFBDC16, RFBDC15, RFBDC14, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like RFBDC11, RFBDC10, RFBDC9, etc.




Table with 3 columns: Part number, Description, and Value. Includes items like NC NB_CPU_A1_INT_L, NC NB_CPU_B0_INT_L, NC NB_CPU_B1_INT_L, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like NC NB_CPU_B1_OACK_L, NC CPU_A1_OACK_L, NC CPU_B0_OACK_L, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like RFBDC110, RFBDC109, RFBDC108, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like RFBDC106, RFBDC105, RFBDC104, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like RAM_DQ_R<60>, RAM_DQ_R<59>, RAM_DQ_R<58>, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like RAM_DQ_R<9>, RAM_DQ_R<8>, RAM_DQ_R<7>, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like RFBDC38, RFBDC37, RFBDC36, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like RFBDC54, RFBDC53, RFBDC52, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like RFBDC72, RFBDC71, RFBDC70, etc.


Table with 3 columns: Part number, Description, and Value. Includes items like RFBDC67, RFBDC66, RFBDC65, etc.

Table with 3 columns: Part number, Description, and Value. Includes items like RAM_DQ_R<22>, RAM_DQ_R<21>, RAM_DQ_R<20>, etc.

FUNC TEST 1 OF 2






NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, DRAWING NUMBER 051-6790, REV. E, SCALE NONE, SHEET 6 OF 154



Power Conn / Alias		
SYNC_MASTER=M23-PC	SYNC_DATE=06/20/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	7 OF 154




Signal Alias

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	REV.
NONE	8	154	



THE FOLLOWING NETS ARE USED ONLY WHEN THE DEVELOPMENT BOM OPTION IS ENABLED

THE FOLLOWING NETS DO NOT HAVE TEST POINT BECAUSE OF ROUTING DENSITY AND SIGNAL INTEGRITY. TEST COVERAGE WILL BE BY FCT NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS

- NO_TEST=YES ENET_TXD_R<7> 130 131
NO_TEST=YES ENET_TXD_R<6> 130 131
NO_TEST=YES ENET_TXD_R<5> 130 131
NO_TEST=YES ENET_TXD_R<4> 130 131
NO_TEST=YES ENET_TXD_R<3> 130 131
NO_TEST=YES ENET_TXD_R<2> 130 131
NO_TEST=YES ENET_TXD_R<1> 130 131
NO_TEST=YES ENET_TXD_R<0> 130 131
NO_TEST=YES ENET_TXD<7> 130 131 132
NO_TEST=YES ENET_TXD<6> 130 131 132
NO_TEST=YES ENET_TXD<5> 130 131 132
NO_TEST=YES ENET_TXD<4> 130 131 132
NO_TEST=YES ENET_TXD<3> 130 131 132
NO_TEST=YES ENET_TXD<2> 130 131 132
NO_TEST=YES ENET_TXD<1> 130 131 132
NO_TEST=YES ENET_TXD<0> 130 131 132
NO_TEST=YES ENET_RXD_R<7> 130 131 132
NO_TEST=YES ENET_RXD_R<6> 130 131 132
NO_TEST=YES ENET_RXD_R<5> 130 131 132
NO_TEST=YES ENET_RXD_R<4> 130 131 132
NO_TEST=YES ENET_RXD_R<3> 130 131 132
NO_TEST=YES ENET_RXD_R<2> 130 131 132
NO_TEST=YES ENET_RXD_R<1> 130 131 132
NO_TEST=YES ENET_RXD_R<0> 130 131 132
NO_TEST=YES ENET_TX_EN_R 130 131
NO_TEST=YES ENET_TX_ER_R 130 131
NO_TEST=YES ENET_TX_EN 130 131 132
NO_TEST=YES ENET_TX_ER 130 131 132
NO_TEST=YES TP_HT_MB_TO_NB_CLK_N<1> 101
NO_TEST=YES TP_HT_MB_TO_NB_CLK_P<1> 101
NO_TEST=YES NC_CPU_AFN 56
NO_TEST=YES NC_I2C_SMU_CPU_SCL_IN 31
NO_TEST=YES NC_PSRO 56
NO_TEST=YES NC_PSRO_ENABLE 56
NO_TEST=YES NC_SLOT_TOTAL_PWR 31
NO_TEST=YES NC_SMU_CPU_VID_LE0 31
NO_TEST=YES NC_SMU_CPU_VID_LE1 31
NO_TEST=YES NC_SMU_FAN_RPM3 31
NO_TEST=YES NC_SMU_FAN_RPM4 31
NO_TEST=YES NC_SMU_FAN_RPM5 31
NO_TEST=YES NC_SMU_FAN_TACH3 31
NO_TEST=YES NC_SMU_FAN_TACH4 31
NO_TEST=YES NC_SMU_FAN_TACH5 31
NO_TEST=YES NC_SMU_FAN_TACH7 31
NO_TEST=YES NC_SMU_SER_SEL 31
NO_TEST=YES NC_SYS_DOOR_AJAR_L 31
NO_TEST=YES TP_VESTA_2_5V_EN 17
NO_TEST=YES TP_VESTA_AN_EN 132
NO_TEST=YES TP_VESTA_DNC_C9 17
NO_TEST=YES TP_VESTA_DNC_E9 17
NO_TEST=YES TP_VESTA_EN_10B 132
NO_TEST=YES TP_VESTA_ER 132
NO_TEST=YES TP_VESTA_F1000 132
NO_TEST=YES TP_VESTA_FDX 132
NO_TEST=YES TP_VESTA_FDXLED_L 132
NO_TEST=YES TP_VESTA_HUB 132
NO_TEST=YES TP_VESTA_LINK1_L 132
NO_TEST=YES TP_VESTA_LINK2_L 132
NO_TEST=YES TP_VESTA_MANMS 132
NO_TEST=YES TP_VESTA_PHYA<0> 132
NO_TEST=YES TP_VESTA_PHYA<1> 132
NO_TEST=YES TP_VESTA_PHYA<2> 132
NO_TEST=YES TP_VESTA_PHYA<3> 132
NO_TEST=YES TP_VESTA_PHYA<4> 132
NO_TEST=YES TP_VESTA_RBC0 132
NO_TEST=YES TP_VESTA_RBC1 132
NO_TEST=YES TP_VESTA_REGCTL1 17
NO_TEST=YES TP_VESTA_REGCTL2 17
NO_TEST=YES TP_VESTA_REGSEN1 17
NO_TEST=YES TP_VESTA_REGSEN2 17
NO_TEST=YES TP_VESTA_REGSUP1 17
NO_TEST=YES TP_VESTA_REGSUP2 17
NO_TEST=YES TP_VESTA_RGMIIEN 132
NO_TEST=YES TP_VESTA_SPD0 132
NO_TEST=YES TP_VESTA_TDBL<0> 139
NO_TEST=YES TP_VESTA_TDBL<1> 139
NO_TEST=YES TP_VESTA_TDBL<2> 139
NO_TEST=YES TP_VESTA_TEST<0> 132
NO_TEST=YES TP_VESTA_TEST<1> 132
NO_TEST=YES TP_VESTA_TEST_1394<0> 139
NO_TEST=YES TP_VESTA_TEST_1394<1> 139
NO_TEST=YES TP_VESTA_TVCO 132
NO_TEST=YES CARD_READER_ACTIVITY_R 144
NO_TEST=YES TP_VESTA_FAVDDL 139
NO_TEST=YES TP_NB_A_TRIGGER_OUT 56
NO_TEST=YES TP_NB_B_TRIGGER_OUT 56

- NO_TEST=YES TP_VESTA_TVCO_24 139
NO_TEST=YES TP_VESTA_TXC_RXC_DELAY 132
NO_TEST=YES TP_I2S2_SB_TO_DEV.DTO 154
NO_TEST=YES TP_NB_APSYNC 44
NO_TEST=YES TP_SB_WATCHDOG 24
NO_TEST=YES NC_CPU_THERM_CLK 31
NO_TEST=YES NC_J3108_10 31
NO_TEST=YES NC_J3108_11 31
NO_TEST=YES NC_J3108_12 31
NO_TEST=YES NC_J3108_8 31
NO_TEST=YES NC_J3108_9 31
NO_TEST=YES NC_JTAGMUX_3 10
NO_TEST=YES NC_PPIV5_PULSAR 12

- NO_TEST=YES Q803_C 8
NO_TEST=YES FLLLOCK 8 43
NO_TEST=YES LED_PPIV8_RUN_P 11
NO_TEST=YES LED_PPIV8_RUN_N 11
NO_TEST=YES PPIV2_RUN_FOR_LED 12
NO_TEST=YES LED_PPIV2_RUN_P 12
NO_TEST=YES LED_PPIV2_RUN_N 12
NO_TEST=YES LED_PPIV2_RUN_P 13
NO_TEST=YES KP_V<1> 65
NO_TEST=YES KP_V<2> 65
NO_TEST=YES CPU_SENSE_KP_V 65
NO_TEST=YES NB_PLL_OUT_TRG_R 59
NO_TEST=YES NB_PLL_OUT_TRG 59
NO_TEST=YES PP5V_T555 59
NO_TEST=YES T555_DISC 59
NO_TEST=YES T555_THRES 59
NO_TEST=YES T555_OUT 59
NO_TEST=YES T555_PWM 59
NO_TEST=YES PP3V3_GPU_TSENSE 93
NO_TEST=YES TSENSE_GPU_OVERTEMP_L 93
NO_TEST=YES TSENSE_GPU_ADD0 93
NO_TEST=YES TSENSE_GPU_ADD1 93
NO_TEST=YES GPU_DIODE_PLUS 93
NO_TEST=YES GPU_DIODE_MINUS 93
NO_TEST=YES LED8700_P 136
NO_TEST=YES LED8701_P 136

THE FOLLOWING PULSAR NETS WILL BE TESTED VIA TEST JET

- NO_TEST=YES CPU_A_THERM_CLK_R 26
NO_TEST=YES CPU_B_THERM_CLK_R 26
NO_TEST=YES CPU_A_APSYNC_R 26
NO_TEST=YES CPU_B_APSYNC_R 26
NO_TEST=YES NB_APSYNC_R 26
NO_TEST=YES HT_SB_REFCLK_R 26
NO_TEST=YES HT_NB_REFCLK_H0_R 26
NO_TEST=YES HT_NB_REFCLK_L0_R 26
NO_TEST=YES CLK_RAIRREF_200M_P_R 26
NO_TEST=YES CLK_RAIRREF_200M_N_R 26
NO_TEST=YES NB_PMR_CLK_P_R 26
NO_TEST=YES NB_PMR_CLK_N_R 26
NO_TEST=YES NB_PCIE_REFCLK_P_C 26
NO_TEST=YES NB_PCIE_REFCLK_N_C 26
NO_TEST=YES GFX_SLOT_PCIE_REFCLK_P_C 26
NO_TEST=YES GFX_SLOT_PCIE_REFCLK_N_C 26
NO_TEST=YES PCIE_A_REFCLKIN_P_C 26
NO_TEST=YES PCIE_A_REFCLKIN_N_C 26
NO_TEST=YES PCIE_B_REFCLKIN_P_C 26
NO_TEST=YES PCIE_B_REFCLKIN_N_C 26
NO_TEST=YES PCIE_C_REFCLKIN_P_C 26
NO_TEST=YES PCIE_C_REFCLKIN_N_C 26
NO_TEST=YES NB_DDR_REFCLK_P_R 26
NO_TEST=YES NB_DDR_REFCLK_N_R 26
NO_TEST=YES CLK_RAIR_GIGE_25MHZ_R 26
NO_TEST=YES QUA0_REF_25MHZ_R 26
NO_TEST=YES SB_CLK25M_SATA_R 26
NO_TEST=YES QUA1_REF_25MHZ_R 26
NO_TEST=YES PCI_CLK33M_SB_EXT_R 26
NO_TEST=YES SB_AIRPRT_CLK_33MHZ_R 26
NO_TEST=YES CLK_RAIR_REFCLK_66M_R 26
NO_TEST=YES SB_USB2_CLK_33MHZ_R 26

- NO_TEST=YES 100M_N<0> 82 97
NO_TEST=YES 100M_P<0> 82 97
NO_TEST=YES CKA_N<0> 84 97
NO_TEST=YES CKA_P<0> 84 97
NO_TEST=YES HT_NB_N<0> 98 101
NO_TEST=YES HT_NB_P<0> 98 101
NO_TEST=YES HT_NB_REFCLK_NF<0> 98 101
NO_TEST=YES HT_NB_REFCLK_PF<0> 98 101
NO_TEST=YES HT_NB_TO_SB_CAD_N<0..7> 101
NO_TEST=YES HT_NB_TO_SB_CAD_P<0..7> 101
NO_TEST=YES HT_NB_TO_SB_CLK_P<0> 101
NO_TEST=YES HT_NB_TO_SB_CLK_N<0> 101
NO_TEST=YES HT_SB_TO_NB_CAD_N<0..7> 101
NO_TEST=YES HT_SB_TO_NB_CAD_P<0..7> 101
NO_TEST=YES HT_SB_TO_NB_CLK_P<0> 101
NO_TEST=YES HT_SB_TO_NB_CLK_N<0> 101
NO_TEST=YES PCIE_SLOT_A_TO_NB_N<0..15> 9 82 84 97
NO_TEST=YES PCIE_SLOT_A_TO_NB_P<0..15> 9 82 84 97
NO_TEST=YES UATA_DA<0> 127 129
NO_TEST=YES UATA_DD<1> 127 129
NO_TEST=YES UATA_DD<14> 127 129
NO_TEST=YES PCIE_NB_TO_SLOT_A_N<0> 9 82 84 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_N<3> 9 82 84 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_NF<13> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_NF<7> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_P<1> 9 82 84 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_P<10> 9 82 84 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_PF<13> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_PF<14> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_NF<12> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_PF<10> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_PF<4> 9 82 97
NO_TEST=YES HT_MB_TO_NB_CTL_N<1> 98
NO_TEST=YES HT_MB_TO_NB_CTL_P<1> 98
NO_TEST=YES HT_NB_TO_MB_CTL_N<1> 98
NO_TEST=YES HT_NB_TO_MB_CTL_P<1> 98
NO_TEST=YES HT_NB_TO_SB_CTL_N<0> 101
NO_TEST=YES HT_NB_TO_SB_CTL_P<0> 101
NO_TEST=YES CLK_KOD_100M_NF<0> 82 97
NO_TEST=YES CLK_KOD_100M_PF<0> 82 97
NO_TEST=YES EI_CPU_TO_NB_CLK_N 43 56
NO_TEST=YES EI_CPU_TO_NB_CLK_P 43 56
NO_TEST=YES EI_CPU_TO_NB_SR_N<1> 9 43 56
NO_TEST=YES EI_CPU_TO_NB_SR_P<1> 9 43 56
NO_TEST=YES EI_NB_TO_CPU_CLK_N 43 56
NO_TEST=YES EI_NB_TO_CPU_CLK_P 43 56
NO_TEST=YES EI_NB_TO_CPU_SR_N<0> 9 43 56
NO_TEST=YES EI_NB_TO_CPU_SR_P<0> 9 43 56
NO_TEST=YES UATA_DD<13> 127 129
NO_TEST=YES CPU_SPARE2 43 47
NO_TEST=YES RFBPD<51> 88 89
NO_TEST=YES TP_CPU_TRIGGER_OUT 56
NO_TEST=YES UATA_DD<12> 127 129
NO_TEST=YES EI_CPU_SYSCLK_P 43 56
NO_TEST=YES EI_CPU_TO_NB_SR_N<1> 9 43 56
NO_TEST=YES EI_CPU_TO_NB_SR_P<1> 9 43 56
NO_TEST=YES EI_NB_TO_CPU_SR_N<0> 9 43 56
NO_TEST=YES EI_NB_TO_CPU_SR_P<0> 9 43 56

ADDING NO_TEST TO ALL PCIE NETS TO AVOID STUBS WILL GET COVERAGE IN FCT WITH A DIAG THAT CHECKS THAT THE BUS IS 16 LANES WIDE

- NO_TEST=YES PCIE_NB_TO_SLOT_A_NF<0..15> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_PF<0..15> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_N<0..15> 9 82 84 97
NO_TEST=YES PCIE_NB_TO_SLOT_A_P<0..15> 9 82 84 97
NO_TEST=YES PCIE_SLOT_A_TO_NB_NF<0..15> 84 97
NO_TEST=YES PCIE_SLOT_A_TO_NB_PF<0..15> 84 97
NO_TEST=YES PCIE_SLOT_A_TO_NB_N<0..15> 9 82 84 97
NO_TEST=YES PCIE_SLOT_A_TO_NB_P<0..15> 9 82 84 97

JTAG TEST POINTS NEED TO BE ON THE BOTTOM OF THE BOARD ADDING FUNC_TEST=TRUE TO THESE NETS

- FUNC_TEST=TRUE TP_JTAG_SB_TCK 20
FUNC_TEST=TRUE TP_JTAG_SB_TDI 20
FUNC_TEST=TRUE TP_JTAG_SB_TDO 20
FUNC_TEST=TRUE TP_JTAG_SB_TMS 20
FUNC_TEST=TRUE JTAG_SB_TRST_L 20 24

- FUNC_TEST=TRUE JTAG_NB_TCK 20 30
FUNC_TEST=TRUE JTAG_NB_TDI 20 30
FUNC_TEST=TRUE JTAG_NB_TDO 20 30
FUNC_TEST=TRUE JTAG_NB_TMS 20 30
FUNC_TEST=TRUE JTAG_NB_TRST_L 20


- FUNC_TEST=TRUE TP_JTAG_VESTA_TDI 17
FUNC_TEST=TRUE TP_JTAG_VESTA_TDO 17
FUNC_TEST=TRUE TP_JTAG_VESTA_TCK 17
FUNC_TEST=TRUE TP_JTAG_VESTA_TMS 17
FUNC_TEST=TRUE TP_JTAG_VESTA_TRST_L 17

- FUNC_TEST=TRUE JTAG_CPU_TCK 30 43
FUNC_TEST=TRUE JTAG_CPU_TDI 30 43
FUNC_TEST=TRUE JTAG_CPU_TDO 30 43 47
FUNC_TEST=TRUE JTAG_CPU_TMS 30 43
FUNC_TEST=TRUE JTAG_CPU_TRST_L 43 47

FUNC TEST 2 OF 2
SYNC_MASTER=FINO-ME SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
DRAWING NUMBER: D 051-6790 REV. E
SCALE: NONE SHEET: 9 OF 154


1.8V VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=1.85V FOR FRAMEBUFFER.
 IRU3037ACS VREF=0.8VDC
 $V_{OUT} = V_{REF} * (R_{903} + R_{905}) / R_{905} = 1.85VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 9.8A PEAK
 6.7A CONTINUOUS

POWER BUDGET CURRENT OF FET
 7.4A PEAK
 4.5A CONTINUOUS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0340	376S0388		Q1101, Q1102	



1.8V Vreg

SYNC_MASTER=M23-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	11 OF	154
NONE			

8 7 6 5 4 3 2 1

D
C
B
A


D
C
B
A

KODIAK CORE VOLTAGE REGULATOR


NOTE:
 IRU3037ACS VREF=0.8VDC
 $V_{OUT} = V_{REF} * (R_{1203} + R_{1205}) / R_{1205} = 1.25VDC$
 LOAD FROM POWER BUDGET
 8.5A PEAK CURRENT DRAW
 7.2A CONTINUOUS CURRENT DRAW

1.35V R1205=2.87K
 1.30V R1205=3.24K
 1.25V R1205=3.65K


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0340	376S0388		Q1201, Q1202	



LOAD FROM POWER BUDGET
 1.3A PEAK CURRENT DRAW
 1.0A CONTINUOUS CURRENT DRAW




PP1V5_PWRON_PULSAR



1.5V Vreg
 SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


8 7 6 5 4 3 2 1

PP1V2_ALL VOLTAGE REGULATOR




PP1V2_PWRON FET SWITCH

PEAK CURRENT 1.3A
1.0A CONTINUOUS



PP1V2_RUN FET SWITCH


PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT



1.2V Vreg
 SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	13 OF	154
NONE			


PP2V5_ALL VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=2.5V
 IRU3037CS VREF=1.24VDC
 $V_{OUT} = V_{REF} * (R_{1581} + R_{1582}) + 1 = 5.505VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 0.2A PEAK
 0.1A CONTINUOUS


PP2V5_PWRON FET SWITCH

PEAK CURRENT 0.1A



PP2V5_RUN FET SWITCH


PEAK CURRENT 0.1A



NOSTUFF OPTION TO DELAY 2.5V PWRON TO COME UP WITH 3.3V PWRON
 16 4 TURN ON PP3V3_PWRON L
 16 13 12 11 PWRON L

2.5V Vreg		
SYNC_MASTER=FINO-PC	SYNC_DATE=06/20/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	15 OF 154	
NONE			



5V & 3.3V Fets

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHT 16	OF 154


Page Notes

Power aliases required by this page:


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- VESTA1V2_BURST / VESTA1V2_PULSE
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

VESTA JTAG




M23: ADDED C1726 AND C1744 PER BROADCOM RECOMMENDATIONS



To keep Vesta from being held in reset when system is off
NOTE: Reset GPIO is active HIGH


Vesta Core / Misc		
SYNC_MASTER=FINO-DC	SYNC_DATE=06/20/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	17	154	



KODIAK CORE & BYPASS
 SYNC_MASTER=Q63 SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Tue Nov 1 14:55:45 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	19 OF 154



	APPLE COMPUTER INC.		SIZE	DRAWING NUMBER	REV.
	D		051-6790	E	
	SCALE	NONE	SHT	OF	154

KODIAK & SHASTA MISC

SYNC_MASTER=FINO-ME SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes


Power aliases required by this page:
 - =PP3V3_PWRON_SB_PCI64 (VIO1) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB_PCI32 (VIO2) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB
 - =PP2V5_PWRON_SB
 - =PP1V2_PWRON_SB_VCORE

NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Power Sequencing:
 Must power Shasta VCore rail before any other Shasta supplies.



Shasta Core Power
 SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	23 OF 154



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB_DTI 24 147
I2S0_TO_DEV		I2S0_SB_TO_DEV_DTO 24 147
I2S0_TO_DEV	AUDIO	I2S0_MCLK 24 154
I2S0_BIDIR		I2S0_BITCLK 24 147
I2S0_BIDIR		I2S0_SYNC 24 147
I2S1_TO_SB		I2S1_DEV_TO_SB_DTI 8 24
I2S1_TO_DEV		I2S1_SB_TO_DEV_DTO 8 24
I2S1_TO_DEV	0.25mm SPACING	I2S1_MCLK 8 24
I2S1_BIDIR		I2S1_BITCLK 8 24
I2S1_BIDIR		I2S1_SYNC 8 24
I2S2_TO_SB		I2S2_DEV_TO_SB_DTI 24 154
I2S2_TO_DEV		I2S2_SB_TO_DEV_DTO 24 154
I2S2_TO_DEV	0.25mm SPACING	I2S2_MCLK 24 154
I2S2_BIDIR		I2S2_BITCLK 24 154
I2S2_BIDIR		I2S2_SYNC 24 154
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALI 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO R 24
SB_CLK25M_ATA	0.38mm SPACING	SB_CLK25M_SATA 24 26
	P3MM SPACING	NB_TO_SB_INT 24
	P3MM SPACING	SB_CPU_A0_INT_L 24
	P3MM SPACING	SB_CPU_A1_INT_L 24
	P3MM SPACING	SB_CPU_B0_INT_L 24
	P3MM SPACING	SB_CPU_B1_INT_L 24
	P3MM SPACING	PCI_AIRPORT_INT_L 24 131
	P3MM SPACING	PCI_USB2_INT_L 24 132
	P3MM SPACING	I2S0_RESET_L 24 147
	P3MM SPACING	I2S1_RESET_L 8 24
	P3MM SPACING	I2S2_RESET_L 24 154
	P3MM SPACING	MB_SLOT_RESET_L 24
	P3MM SPACING	NB_SLOT_RESET_L 20 24
	P3MM SPACING	SB_CPU_A0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_A1_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B1_SRESET_L 24 56





Page Notes


Power aliases required by this page:
 - _PP3V3_PCI - _PP3V3_PWRON_SB
 - _PP2V5_PWRON_SB - _PP1V2_PWRON_SB

Signal aliases required by this page: (NONE)

BOM options provided by this page:
 - PCI_64BIT: Configures Shasta for 64-bit PCI
 - XOC: XOC required for Shasta GP10s
 - MPIC_NB/MPIC_SB: Selects whether Northbridge or Southbridge MPIC will be used for interrupt controller.


NorthBridge / SouthBridge MPIC Routing





PULSAR2 POWER
 SYNC_MASTER=Q63 SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		25	154



REMOVED R2632 AND R2630 FROM UNUSED CLOCKS FOR EMC

QUASAR CLOCKS ARE RESISTOR DIVIDED DOWN TO 1.8V ON QUASAR PAGES
LAST MODIFIED: APR 26, 04

PULSAR2 CLOCKS

SYNC_MASTER=FINO-ME SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6790	REV.	E
SCALE	NONE	SHT	26	OF	154

APPLE COMPUTER INC.

8 7 6 5 4 3 2 1

N/C ALIASES

N/C RAINIER CLOCKS

NC_CLK_RAI_REFCLK_66M == CLK_RAI_REFCLK_66M 26
MAKE_BASE=TRUE

NC_CLK_RAI_GIGE_25MHZ == CLK_RAI_GIGE_25MHZ 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_P<0> == CLK_RAI_200M_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_N<0> == CLK_RAI_200M_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_P<0> == CLK_RAI_PCIEA_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_N<0> == CLK_RAI_PCIEA_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_P<0> == CLK_RAI_PCIEB_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_N<0> == CLK_RAI_PCIEB_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_P<0> == CLK_RAI_PCIEC_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_N<0> == CLK_RAI_PCIEC_N<0> 26
MAKE_BASE=TRUE

N/C CPUB CLOCKS

NC_EI_CPU_B_SYSCLK_P == EI_CPU_B_SYSCLK_P 26
MAKE_BASE=TRUE

NC_EI_CPU_B_SYSCLK_N == EI_CPU_B_SYSCLK_N 26
MAKE_BASE=TRUE

NC_CPU_B_APSYNC == CPU_B_APSYNC 26
MAKE_BASE=TRUE

N/C QUASAR CLOCKS

NC_RAM_ARB0_REF25MHZ == RAM_ARB0_REF25MHZ 26
MAKE_BASE=TRUE


NC_RAM_ARB1_REF25MHZ == RAM_ARB1_REF25MHZ 26
MAKE_BASE=TRUE

CLOCK CONSTRAINTS

	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26 20 NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	479
26 20 NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	481
119 26 PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCI_CLK_SB	483
119 26 PCI_CLK33M_SB_EXT RR		PCI_CLK_SB	PCI_CLK_SB	PCI_CLK_SB_CAP	480

NOTE:
ALL OTHER CLOCK CONTRAINTS ON THEIR
RESPECTIVE BUS PAGES

26 PCI_CLK33M_USB2 == PCI_CLK33M_USB2 122
MAKE_BASE=TRUE



Pulsar Aliases

SYNC_MASTER=FINO-ME SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	27 OF 154	
NONE			

8 7 6 5 4 3 2 1



Page Notes

Power aliases required by this page:
 - =PP3V3_ALL_SMU
 - =PP3V3_ALL_RTC
 - =PP3V3_PWRON_SMU
 - =PPVREF_SMU (SMU AVCC OR 2.5V REFERENCE)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100k/10uF RC filter at SMU pins. Caps should connect to GND_SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.

NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.

Alternate Functions

System Management Unit

Tower & Server	
Port	Port
31 28 CPU VID<0>	6.0 == SAT MRESET L
31 28 CPU VID<1>	6.1 == CPU A INSERTED L
31 28 CPU VID<2>	6.2 == CPU B INSERTED L
31 28 I2C SMU CPU SDA IN	7.2 == SMU_FAN_PWM8
31 28 I2C SMU CPU SCL IN	7.4 == SMU_FAN_PWM9
31 28 I2C SMU A SDA IN	3.0 == I2C SMU A SDA
31 28 I2C SMU A SDA OUT L	3.1 == I2C SMU A SCL
31 28 CPU VID<3>	6.3 == SMU_FAN_RPM6
31 28 CPU VID<4>	6.4 == SMU_FAN_RPM7
31 28 I2C SMU A SCL IN	3.2 == NB_TDI
31 28 I2C SMU A SCL OUT L	3.3 == NB_TCK
31 28 I2C SMU CPU SDA OUT L	8.5 == NB_TMS
31 28 I2C SMU CPU SCL OUT L	10.7 == NB_TDO_SMU

System Management Unit

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	D	DRAWING NUMBER 051-6790	REV. E
	28		



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0081	1	RES, 39.2 OHM, 1%, 402, LF	R2903	20_INCH_LCD

SMU SUPPLEMENTAL (2)


SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	29 OF 154

R2930, R2931, J2904 SHOULD BE MOVED BACK TO THE DEVELOPMENT BOM POST-RAMP



SMU SUPPLEMENTAL (3)

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	30 OF 154	
NONE			

SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63)	M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
--	--------------	--------------------	----------------------------

COMMENT (ONLY IF USE DIFFERS FROM Q63)	M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
Q63 NC'S THESE AS IT USES A SAT.		CPU_SENSE_I0 P0.0	
		CPU_SENSE_V0 P0.1	
		CPU_TEMP0 P0.2	
		CPU_BYPASS P0.3	
M23/M33 DOESN'T HAVE THOSE FANS.	NC SMU FAN RPM3	FAN_CNTRL0_4	SMU FAN RPM3
	NC SMU FAN RPM4	FAN_CNTRL0_5	SMU FAN RPM4
	NC SMU FAN RPM5	FAN_CNTRL0_6	SMU FAN RPM5
Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE.	NC SMU SER_SEL	SMU_SCL_SEL	SMU SER_SEL
M23/M33 DOESN'T USE. P1.0 NC ON PG 7.		CPU_SENSE_I1 P1.0	
		CPU_SENSE_V1 P1.1	
		CPU_TEMP1 P1.2	
		PS1_3 P1.3	
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.		PS1_4 P1.4	
		POWERFAIL* P1.5	
M23/M33 DOESN'T USE P1.4. NC ON PG 7.		CPU_VID_LE0 P1.6	SMU FAN TACH9
CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE.	NC SMU CPU VID LE0	DOOR_AJAR* P1.7	SYS DOOR AJAR L
CONSIDER DOOR_AJAR FOR M23/M33 DIMM ACCESS DOOR?	NC SYS DOOR AJAR L	CPU_VID_LE1 P2.0	SMU FAN TACH6
CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE.	NC SMU CPU VID LE1	FAN_TACH2_1 P2.1	SMU FAN TACH7
M23/M33 DOESN'T HAVE THIS FAN.	NC SMU FAN TACH7	FAN_TACH2_2 P2.2	
		FAN_TACH2_3 P2.3	
		FAN_TACH2_4 P2.4	
M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7.	NC SMU FAN TACH3	FAN_TACH2_5 P2.5	SMU FAN TACH3
M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.	NC SMU FAN TACH4	FAN_TACH2_6 P2.6	SMU FAN TACH4
	NC SMU FAN TACH5	FAN_TACH2_7 P2.7	SMU FAN TACH5
M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.	I2C SMU A SDA	IIC_DAT P3.0	I2C SMU A SDA IN
	I2C SMU A SCL	IIC_CLK P3.1	I2C SMU A SDA OUT L
	SMU JTAG TDI	TDI P3.2	I2C SMU A SCL IN
	SMU JTAG TCK	TCK P3.3	I2C SMU A SCL OUT L
		IIC_E_DAT P3.4	
		IIC_E_CLK P3.5	
		DIAG_LED P3.6	
		OVERTEMP* P3.7	
		CPU_VID[0] P6.0	
		CPU_VID[1] P6.1	
		CPU_VID[2] P6.2	
		CPU_VID[3] P6.3	
		CPU_VID[4] P6.4	
		CPU_VID[5] P6.5	
		DEBUG_RXD P6.6	
		DEBUG_TXD P6.7	
		IIC_B_DAT P7.0	
		IIC_B_CLK P7.1	
Q63 USE OF P7.2 IS PWM FAN	SMU CPU NB SEL	CPU_TMS P7.2	I2C SMU CPU SDA IN
		FAN_CNTRL7_3 P7.3	
M23/M33 DOESN'T HAVE THIS FAN (P7.4)	NC I2C SMU CPU SCL IN	FAN_CNTRL7_4 P7.4	I2C SMU CPU SCL IN
M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.		FAN_CNTRL7_5 P7.5	
		VDNAP2 P7.6	
		FAN_CNTRL7_7 P7.7	
		SYSTEM_LED P8.0	
		NB_RESET* P8.1	
		PME* P8.2	
M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.	SB VDNAP0	VDNAP0 P8.3	SB CPU VDNAP0 OR QREQ OR SPDIF
		SLEWING* P8.4	
	SMU JTAG TMS	DR_5 P8.5	I2C SMU CPU SDA OUT L
		POWERUP* P8.6	
		SLEEP P8.7	
		CLK_RESET* P9.0	
Q63 USE OF P9.1 IS TACH 8.	CPU HRESET	CPU_HRESET P9.1	SMU FAN TACH8
		SMU_DOORBELL* P9.2	
		STOP_XTAL* P9.3	
		PS9_5 P9.5	
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.		PS9_6 P9.6	
M23/M33 HAS NO SLOTS.	NC SLOT TOTAL PWR	SLOT_TOTAL_PWR P9.7	SYS SLOT PWR
		VDNAP1 P10.0	
		IO_RESET* P10.1	
		SUSPEND_ACK* P10.2	
		SUSPEND_IO_ACK* P10.3	
		SUSPEND_REQ* P10.4	
		PWR_BUTTON* P10.5	
		RST_BUTTON* P10.6	
	SMU JTAG TDO	TDO P10.7	I2C SMU CPU SCL OUT L




SMU SUPPLEMENTAL (4)

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	31 OF	154
NONE			



Fan 0, 1 & System Temp
 SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	32	154	



Fan 2 & HD Temp

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT		OF
NONE	33		154



I2C Connections
 SYNC_MASTER=FINO-ME SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



KODIAK EI PWR & CAPS


SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	41 OF		154



KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU PLEASE HAVE THE KODIAK TEAM REVIEW

EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

Q63 APPLICATION IS PP1VS PWRON


CPU_CHKSTOP_L IS SHARED BY BOTH CPUS

Q63 CONNECTS THIS TO KODIAK CORE


PULL DOWN QREQS TO NB

KODIAK EI A		
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	42	154	



PG 49 & 52 HAVE MORE CAPS




QREQ_L AND SUSPENDREQ_L AND HACK
SAME AS Q45




CPU EI AND IO
SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		43	154



KODIAK EI B
 SYNC_MASTER=Q63 SYNC_DATE=08/01/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-6790	REV: E
	SCALE: NONE	SHT OF: 44 OF 154	



SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
* 116S0066	1	RES,1K OHM,1/16W,5%,0402	R4734	EI_3T01
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4718	EI_2T01

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4728	EI_2T01
* 116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4712	EI_3T01
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
* 116S0066	1	RES,1K OHM,1/16W,5%,0402	R4736	
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4720	NOSTUFF

SELECT PLL FREQUENCY RANGE.


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4732	CPU_PLL_LOW
* 116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4716	CPU_PLL_HIGH
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4732	CPU_PLL_MEDIUM
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4716	NOSTUFF

* STUFF THESE ON M23.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4722	AVPRESET OFF
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4738	AVPRESET ON

PROCESSOR BUS CONFIGURATION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4722	AVPRESET OFF
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4738	AVPRESET ON




CPU STRAPS

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



CPU POWER AND BYPASS

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	48 OF		154



PROC DECOUPLING


SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHT 49 OF	154



PHYSICAL CONSTRAINTS

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
VC_OSCREF	0.25 MM	0.20 MM	Q520
CPU_VID_R<0..5>	0.25 MM	0.20 MM	Q510
VC_DACSTEP	0.25 MM	0.20 MM	Q511
VC_AGND	0.50 MM	0.20 MM	Q512
VC_BGOUT	0.25 MM	0.20 MM	Q513
VC_OS1	0.25 MM	0.20 MM	Q514
VC_OS2	0.25 MM	0.20 MM	Q515
VC_VCC	0.25 MM	0.25 MM	Q516
VC_OS_HUB	0.25 MM	0.20 MM	Q517
VC_OUTSEN	0.25 MM	0.20 MM	Q518
VC_OUTSEN_R	0.25 MM	0.20 MM	Q519
VCORE_SENSE_GND	0.25 MM	0.20 MM	Q520
VCORE_SENSE_VOUT	0.25 MM	0.20 MM	Q521
VC_AUX1	0.25 MM	0.25 MM	Q522
VC_AUX2	0.25 MM	0.25 MM	Q523
VC_OUT1	0.45 MM	0.25 MM	Q524
VC_OUT2	0.45 MM	0.25 MM	Q525
VC_ERROUT	0.25 MM	0.20 MM	Q526
VC_ERROUT_RC	0.25 MM	0.20 MM	Q527
VC_OS_HUB_RC	0.25 MM	0.20 MM	Q528

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
376S0340	376S0388		Q5010, Q5020	
376S0341	376S0390		Q5011, Q5013, Q5021, Q5023	

CPU Vcore VREG


SYNC_MASTER=M23-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6790	E
SCALE		SHT	50 OF 154





CPU VCORE MORE BYPASS

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT		
NONE	52 OF		154



CPU AVDD VREG


SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	54 OF 154	
NONE			





CPU ALIASES & MISC
 SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		56	154



KODIAC NBMEM PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	58		154



Kodiak 128bit CS/CKE/ODT mapping (Q63 style)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	1	0	onboard DRAM	0:63
A1	1	1	0	onboard DRAM	0:63
B2	8	0	4	U6700 rank 1	64:127
B3	9	1	4	U6700 rank 2	64:127
C4	2	2	1	*unused*	0:63
C5	3	2	1	*unused*	0:63
D6	10	3	2	*unused*	64:127
D7	11	3	2	*unused*	64:127
E8	5	5	5	*unused*	0:63
E9	6	5	5	*unused*	0:63
F10	13	4	6	*unused*	64:127
F11	14	4	6	*unused*	64:127
G12	7	6	3	*unused*	0:63
G13	8	6	3	*unused*	0:63
H14	15	6	7	*unused*	64:127
H15	16	6	7	*unused*	64:127

Kodiak 128bit CS/CKE/ODT mapping (v1.1 only)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	0	0	onboard DRAM	0:63
A1	1	1	0	*unused*	0:63
B2	4	4	2	U6700 rank 1	64:127
B3	5	5	2	U6700 rank 2	64:127
C4	3	3	1	*unused*	0:63
C5	2	3	1	*unused*	0:63
D6	10	6	6	*unused*	64:127
D7	7	7	6	*unused*	64:127

DQ/DQS OKAY TO TIE TO GROUND FOR THERMALS

PLACE CLOSE TO KODIAK PIN WITHIN 20MIL FROM VIA FOR EACH VREF


Kodiak Memory Dq/Ctl
 SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6790	E
SCALE	SHEET	OF	
	NONE	59	154

KODIAK MEMORY INTERFACE



APPLE COMPUTER INC.



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
RAM_CLKA_P	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP
RAM_CLKA_N	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP
RAM_DIMM_A_CLK_P0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_N0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_P1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_N1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_P2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP
RAM_DIMM_A_CLK_N2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP
RAM_ONBOARD_CLK_P0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_N0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_P2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_N2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_P4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_N4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_P6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP
RAM_ONBOARD_CLK_N6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP
RAM_CLK_FBIN_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP
RAM_CLK_FBIN_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP
RAM_CLK_FBOUT_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP
RAM_CLK_FBOUT_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP
RAM_DQ<7..0>	RAM_DQS0_EC	RAM_CAD	RAM_DQS_0_DP
RAM_DQS_P<0>	RAM_DQS0_EC	RAM_DQS	RAM_DQS_0_DP
RAM_DQS_N<0>	RAM_DQS0_EC	RAM_DQS	RAM_DQS_0_DP
RAM_DQ<15..8>	RAM_DQS1_EC	RAM_CAD	RAM_DQS_1_DP
RAM_DQS_P<1>	RAM_DQS1_EC	RAM_DQS	RAM_DQS_1_DP
RAM_DQS_N<1>	RAM_DQS1_EC	RAM_DQS	RAM_DQS_1_DP
RAM_DQ<23..16>	RAM_DQS2_EC	RAM_CAD	RAM_DQS_2_DP
RAM_DQS_P<2>	RAM_DQS2_EC	RAM_DQS	RAM_DQS_2_DP
RAM_DQS_N<2>	RAM_DQS2_EC	RAM_DQS	RAM_DQS_2_DP
RAM_DQ<31..24>	RAM_DQS3_EC	RAM_CAD	RAM_DQS_3_DP
RAM_DQS_P<3>	RAM_DQS3_EC	RAM_DQS	RAM_DQS_3_DP
RAM_DQS_N<3>	RAM_DQS3_EC	RAM_DQS	RAM_DQS_3_DP
RAM_DQ<39..32>	RAM_DQS4_EC	RAM_CAD	RAM_DQS_4_DP
RAM_DQS_P<4>	RAM_DQS4_EC	RAM_DQS	RAM_DQS_4_DP
RAM_DQS_N<4>	RAM_DQS4_EC	RAM_DQS	RAM_DQS_4_DP
RAM_DQ<47..40>	RAM_DQS5_EC	RAM_CAD	RAM_DQS_5_DP
RAM_DQS_P<5>	RAM_DQS5_EC	RAM_DQS	RAM_DQS_5_DP
RAM_DQS_N<5>	RAM_DQS5_EC	RAM_DQS	RAM_DQS_5_DP
RAM_DQ<55..48>	RAM_DQS6_EC	RAM_CAD	RAM_DQS_6_DP
RAM_DQS_P<6>	RAM_DQS6_EC	RAM_DQS	RAM_DQS_6_DP
RAM_DQS_N<6>	RAM_DQS6_EC	RAM_DQS	RAM_DQS_6_DP
RAM_DQ<63..56>	RAM_DQS7_EC	RAM_CAD	RAM_DQS_7_DP
RAM_DQS_P<7>	RAM_DQS7_EC	RAM_DQS	RAM_DQS_7_DP
RAM_DQS_N<7>	RAM_DQS7_EC	RAM_DQS	RAM_DQS_7_DP
RAM_DQ<71..64>	RAM_DQS8_EC	RAM_CAD	RAM_DQS_8_DP
RAM_DQS_P<8>	RAM_DQS8_EC	RAM_DQS	RAM_DQS_8_DP
RAM_DQS_N<8>	RAM_DQS8_EC	RAM_DQS	RAM_DQS_8_DP
RAM_DQ<79..72>	RAM_DQS9_EC	RAM_CAD	RAM_DQS_9_DP
RAM_DQS_P<9>	RAM_DQS9_EC	RAM_DQS	RAM_DQS_9_DP
RAM_DQS_N<9>	RAM_DQS9_EC	RAM_DQS	RAM_DQS_9_DP
RAM_DQ<87..80>	RAM_DQS10_EC	RAM_CAD	RAM_DQS_10_DP
RAM_DQS_P<10>	RAM_DQS10_EC	RAM_DQS	RAM_DQS_10_DP
RAM_DQS_N<10>	RAM_DQS10_EC	RAM_DQS	RAM_DQS_10_DP
RAM_DQ<95..88>	RAM_DQS11_EC	RAM_CAD	RAM_DQS_11_DP
RAM_DQS_P<11>	RAM_DQS11_EC	RAM_DQS	RAM_DQS_11_DP
RAM_DQS_N<11>	RAM_DQS11_EC	RAM_DQS	RAM_DQS_11_DP
RAM_DQ<103..96>	RAM_DQS12_EC	RAM_CAD	RAM_DQS_12_DP
RAM_DQS_P<12>	RAM_DQS12_EC	RAM_DQS	RAM_DQS_12_DP
RAM_DQS_N<12>	RAM_DQS12_EC	RAM_DQS	RAM_DQS_12_DP
RAM_DQ<111..104>	RAM_DQS13_EC	RAM_CAD	RAM_DQS_13_DP
RAM_DQS_P<13>	RAM_DQS13_EC	RAM_DQS	RAM_DQS_13_DP
RAM_DQS_N<13>	RAM_DQS13_EC	RAM_DQS	RAM_DQS_13_DP
RAM_DQ<119..112>	RAM_DQS14_EC	RAM_CAD	RAM_DQS_14_DP
RAM_DQS_P<14>	RAM_DQS14_EC	RAM_DQS	RAM_DQS_14_DP
RAM_DQS_N<14>	RAM_DQS14_EC	RAM_DQS	RAM_DQS_14_DP
RAM_DQ<127..120>	RAM_DQS15_EC	RAM_CAD	RAM_DQS_15_DP
RAM_DQS_P<15>	RAM_DQS15_EC	RAM_DQS	RAM_DQS_15_DP
RAM_DQS_N<15>	RAM_DQS15_EC	RAM_DQS	RAM_DQS_15_DP
RAM_DQ_R<127..0>		RAM_CAD	
RAM_DQS_P_R<15..0>		RAM_DQS	
RAM_DQS_N_R<15..0>		RAM_DQS	
RAM_A<15..14>	RAM_A_CTI_EC	RAM_CAD	
RAM_A<13..0>	RAM_A_CTI_EC	RAM_CAD	
RAM_BA<1..0>	RAM_A_CTI_1_EC	RAM_CAD	
RAM_BA<2>	RAM_A_CTI_1_EC	RAM_CAD	
RAM_BAS_L	RAM_A_CTI_EC	RAM_CAD	
RAM_CAS_L	RAM_A_CTI_EC	RAM_CAD	
RAM_WE_L	RAM_A_CTI_EC	RAM_CAD	
RAM_A_R<15..0>		RAM_CAD	
RAM_BA_R<2..0>		RAM_CAD	
RAM_RAS_L_R		RAM_CAD	
RAM_CAS_L_R		RAM_CAD	
RAM_WE_L_R		RAM_CAD	

Parallel Term


RAM_CLK PRIMARY SPACING SET BASED ON DIFF IMPEDANCE
RAM_CLK LINE-LINE SPACING SET TO 15MIL
TOTAL LENGTH TOLERANCE = 20PS = 2.82MM
RAM_CAD SPACING IS 10MIL

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I I NOT TO REPRODUCE OR COPY IT
II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Main Memory Clock Buffer
 SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	REV.
NONE	62	154	



MEMORY ADDR BRANCHING
 SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	63	154	



PLACE CAPS CLOSE TO VDD/VDDQ PINS OF DIMM SOCKET

1	C6701	2.2UF	204	204	603	2	C6702	0.22UF	204	204	402	3	C6703	0.22UF	204	204	402	4	C6704	0.22UF	204	204	402	5	C6705	0.22UF	204	204	402	6	C6706	0.22UF	204	204	402	7	C6707	0.22UF	204	204	402	8	C6708	0.22UF	204	204	402	9	C6709	0.22UF	204	204	402	10	C6710	0.22UF	204	204	402	11	C6711	0.22UF	204	204	402	12	C6712	0.22UF	204	204	402	13	C6713	0.22UF	204	204	402	14	C6714	0.22UF	204	204	402	15	C6719	0.22UF	204	204	402	16	C6721	0.22UF	204	204	402	17	C6722	0.22UF	204	204	402
---	-------	-------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----

Memory Dimm A
 SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET OF		
NONE	67		154

8

7

6

5






4

3

2

1

ONBOARD MEMORY SHOULD FOLLOW SPEC FOR RAW CARD VERSION A



MLB Mem Series Term
 SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	68 OF 154

8

7

6


5

4

3

2

1



DOES VDDL NEED A SPECIAL FILTER?
CHECK DECOUPLING - TRY TO MATCH SINGLE RANK DIMM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U6900, U6910, U6920, U6930	CRITICAL	
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U7040, U7050, U7060, U7070	CRITICAL	


On-Board DDR SDRAM

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	69	154	E



On-Board DDR SDRAM
SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SHIT 70		OF 154



APPLE COMPUTER INC.




KODIAK PCI-E X16
 SYNC_MASTER=063 SYNC_DATE=08/01/2005
 NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Tue Nov 1 14:56:25 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
338S0239	1	IC,RV370 XT, GRAPHICS CTRL	U8400	RV370XT
338S0265	1	IC,RV380 XT A23, GRAPHICS CTRL	U8400	RV380XT

CRITICAL
CRITICAL

REMOVED COMPLIANCE TEST POINTS
FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE
(THIS IS ALLOWED FOR CHIP TO CHIP PCIE)
CAP PAD CAN BE USED FOR COMPLIANCE TEST




GROUND VIAS FOR LAYER TRANSITIONS

PLACE R8470 CLOSE TO U9670

PCI-E SLOTA 100MHZ REFCLK TERMINATION (LOCATE CLOSE TO GPU)

GPU PCIe	
SYNC_MASTER=M23-DD	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	84 OF 154		



POWER SEQUENCING FOR RV370/80: =PP3V3_GPU > =PPV_GPU_MEM > VDDC_CT > PPVCORE_GPU
 PP2V5_GPU_A2VDD > PP1V8_GPU > PCIE_PVDD

THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)
 HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
 POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER

Graphics Vregs


SYNC_MASTER=M23-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		85	154



GPU Core Power

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	86	154	



MEMVMODE	01
* 1.8V	01
2.5V	10
2.8V	11

GPU Frame Buffer

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE




II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	87 OF 154	E

FRAME BUFFER A TERMINATION





PLACE R'S CLOSE TO MEMORY



PLACE CLOCK TERMINATION AFTER MEMORY GPU -> MEMORY -> TERMINATION



FRAME BUFFER B TERMINATION



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
88 87	FBD<127..0>	GPU_FR	GPU_FR
90 89	RFBD<127..0>	GPU_FR	GPU_FR
88 87	FBA<13..0>	GPU_FR	GPU_FR
90 87	FBBA<13..0>	GPU_FR	GPU_FR
88 87	FBDQM<15..0>	GPU_FR	GPU_FR
88 87	FBDQS<15..0>	GPU_FR	GPU_FBDQS
88 87	FBARAS L	GPU_FR	GPU_FR
88 87	FBACAS L	GPU_FR	GPU_FR
88 87	FBAWE L	GPU_FR	GPU_FR
88 87	FBAQSO L	GPU_FR	GPU_FR
88 87	FBACKE	GPU_FR	GPU_FR
90 87	FBBRAS L	GPU_FR	GPU_FR
90 87	FBBCAS L	GPU_FR	GPU_FR
90 87	FBBWE L	GPU_FR	GPU_FR
90 87	FBBQSO L	GPU_FR	GPU_FR
90 87	FBBCKE	GPU_FR	GPU_FR

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
88 88 87	FBACLK0	GPU_FBCLK	GPU_FBCLK
88 88 87	FBACLK0 L	GPU_FBCLK	GPU_FBCLK
88 88 87	FBACLK1	GPU_FBCLK	GPU_FBCLK
88 88 87	FBACLK1 L	GPU_FBCLK	GPU_FBCLK
90 88 87	FBCLK0	GPU_FBCLK	GPU_FBCLK
90 88 87	FBCLK0 L	GPU_FBCLK	GPU_FBCLK
90 88 87	FBCLK1	GPU_FBCLK	GPU_FBCLK
90 88 87	FBCLK1 L	GPU_FBCLK	GPU_FBCLK

FB Series Termination

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

D 051-6790 E

SCALE NONE SHIT 88 OF 154



GPU GDDR SDRAM A
 SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM B
 SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SCALE: NONE SHEET: 90 OF 154 REV: E

ATI STRAPS






MEMORY STRAPS



GPIO<7> - MEMORY DIE REVISION
0 - ORIGINAL DIE REVISION
1 - NEW (FUTURE) DIE REV
GPIO<10> - MEMORY VENDOR
0 - SAMSUNG
1 - HYNIX
GPIO<14> - MEMORY DENSITY
0 - 4MX32
1 - 8MX32
DVPDATA<3,4> - SPEED
00 - 325E / 200M
01 - 400E / 300M
10 - 500E / 350M
11 - RESERVED FOR FUTURE USE

APPLE GPIOS




GPU Straps

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	92 OF		154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0176	1	OSC, XTAL, 27 MHZ, 30PPM	G9370	CRITICAL	

GPU DVI & DACs

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET	OF	
NONE	93	154	

INTERNAL LCD





PLACE R9600-R9604, C9600 AS CLOSE TO GPU AS POSSIBLE


PLACE FILTER CLOSE TO TMD5 CONNECTOR




PANEL POWER SEQUENCING





INTERNAL TMD5 CONNECTOR




INVERTER INTERFACE



EXTERNAL VGA CONNECTOR



INDUCTORS SHOULD BE 47 NH ANY -8PF CAP SHOULD DO



TMD5/Inverter/ExtVGA

SYNC_MASTER=M23-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET		OF
NONE	96		154

8 7 6 5 4 3 2 1

KODIAK PCI-E PHYSICAL CONSTRAINT TABLE

SIG_NAME	ELECTRICAL_CONSTRAINT_SET	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE
100M N<0>		CLK_100M	PCIE_CLK	PCIE_CLK
100M P<0>		CLK_100M	PCIE_CLK	PCIE_CLK
CLK KOD 100M N<0>		CLK_KODPCIE_100M	PCIE_CLK	PCIE_CLK
CLK KOD 100M P<0>		CLK_KODPCIE_100M	PCIE_CLK	PCIE_CLK
CLK KOD 100M NF<0>		CLK_KODPCIE_100MF	PCIE_CLK	PCIE_CLK
CLK KOD 100M PF<0>		CLK_KODPCIE_100PF	PCIE_CLK	PCIE_CLK
PCIE_NB_TO_SLOTA_NF<0>	PCIE_NB2SA0	PCIE_NB_TO_SLOTA_0_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<0>	PCIE_NB2SA0	PCIE_NB_TO_SLOTA_0_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<1>	PCIE_NB2SA1	PCIE_NB_TO_SLOTA_1_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<1>	PCIE_NB2SA1	PCIE_NB_TO_SLOTA_1_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<2>	PCIE_NB2SA2	PCIE_NB_TO_SLOTA_2_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<2>	PCIE_NB2SA2	PCIE_NB_TO_SLOTA_2_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<3>	PCIE_NB2SA3	PCIE_NB_TO_SLOTA_3_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<3>	PCIE_NB2SA3	PCIE_NB_TO_SLOTA_3_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<4>	PCIE_NB2SA4	PCIE_NB_TO_SLOTA_4_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<4>	PCIE_NB2SA4	PCIE_NB_TO_SLOTA_4_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<5>	PCIE_NB2SA5	PCIE_NB_TO_SLOTA_5_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<5>	PCIE_NB2SA5	PCIE_NB_TO_SLOTA_5_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<6>	PCIE_NB2SA6	PCIE_NB_TO_SLOTA_6_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<6>	PCIE_NB2SA6	PCIE_NB_TO_SLOTA_6_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<7>	PCIE_NB2SA7	PCIE_NB_TO_SLOTA_7_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<7>	PCIE_NB2SA7	PCIE_NB_TO_SLOTA_7_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<8>	PCIE_NB2SA8	PCIE_NB_TO_SLOTA_8_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<8>	PCIE_NB2SA8	PCIE_NB_TO_SLOTA_8_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<9>	PCIE_NB2SA9	PCIE_NB_TO_SLOTA_9_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<9>	PCIE_NB2SA9	PCIE_NB_TO_SLOTA_9_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<10>	PCIE_NB2SA10	PCIE_NB_TO_SLOTA_10_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<10>	PCIE_NB2SA10	PCIE_NB_TO_SLOTA_10_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<11>	PCIE_NB2SA11	PCIE_NB_TO_SLOTA_11_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<11>	PCIE_NB2SA11	PCIE_NB_TO_SLOTA_11_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<12>	PCIE_NB2SA12	PCIE_NB_TO_SLOTA_12_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<12>	PCIE_NB2SA12	PCIE_NB_TO_SLOTA_12_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<13>	PCIE_NB2SA13	PCIE_NB_TO_SLOTA_13_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<13>	PCIE_NB2SA13	PCIE_NB_TO_SLOTA_13_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<14>	PCIE_NB2SA14	PCIE_NB_TO_SLOTA_14_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<14>	PCIE_NB2SA14	PCIE_NB_TO_SLOTA_14_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_NF<15>	PCIE_NB2SA15	PCIE_NB_TO_SLOTA_15_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_PF<15>	PCIE_NB2SA15	PCIE_NB_TO_SLOTA_15_F	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<0>		PCIE_NB_TO_SLOTA_0	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<0>		PCIE_NB_TO_SLOTA_0	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<1>		PCIE_NB_TO_SLOTA_1	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<1>		PCIE_NB_TO_SLOTA_1	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<2>		PCIE_NB_TO_SLOTA_2	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<2>		PCIE_NB_TO_SLOTA_2	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<3>		PCIE_NB_TO_SLOTA_3	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<3>		PCIE_NB_TO_SLOTA_3	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<4>		PCIE_NB_TO_SLOTA_4	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<4>		PCIE_NB_TO_SLOTA_4	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<5>		PCIE_NB_TO_SLOTA_5	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<5>		PCIE_NB_TO_SLOTA_5	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<6>		PCIE_NB_TO_SLOTA_6	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<6>		PCIE_NB_TO_SLOTA_6	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<7>		PCIE_NB_TO_SLOTA_7	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<7>		PCIE_NB_TO_SLOTA_7	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<8>		PCIE_NB_TO_SLOTA_8	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<8>		PCIE_NB_TO_SLOTA_8	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<9>		PCIE_NB_TO_SLOTA_9	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<9>		PCIE_NB_TO_SLOTA_9	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<10>		PCIE_NB_TO_SLOTA_10	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<10>		PCIE_NB_TO_SLOTA_10	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<11>		PCIE_NB_TO_SLOTA_11	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<11>		PCIE_NB_TO_SLOTA_11	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<12>		PCIE_NB_TO_SLOTA_12	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<12>		PCIE_NB_TO_SLOTA_12	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<13>		PCIE_NB_TO_SLOTA_13	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<13>		PCIE_NB_TO_SLOTA_13	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<14>		PCIE_NB_TO_SLOTA_14	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<14>		PCIE_NB_TO_SLOTA_14	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_N<15>		PCIE_NB_TO_SLOTA_15	PCIE_DATA	PCIE_DATA
PCIE_NB_TO_SLOTA_P<15>		PCIE_NB_TO_SLOTA_15	PCIE_DATA	PCIE_DATA

SIG_NAME	ELECTRICAL_CONSTRAINT_SET	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE
CLK_PCIE_SLOTA_N<0>		KODPCIE_CLK	PCIE_CLK	PCIE_CLK
CLK_PCIE_SLOTA_P<0>		KODPCIE_CLK	PCIE_CLK	PCIE_CLK
CLK_PCIE_SLOTA_NF<0>		KODPCIE_CLKF	PCIE_CLK	PCIE_CLK
CLK_PCIE_SLOTA_PF<0>		KODPCIE_CKFA	PCIE_CLK	PCIE_CLK
CKA P<0>		CLK_SLOTA_CKA	PCIE_CLK	PCIE_CLK
CKA N<0>		CLK_SLOTA_CKA	PCIE_CLK	PCIE_CLK
PCIE_SLOTA_TO_NB_NF<0>	PCIE_SA2NB0	PCIE_SLOTA_TO_NB_0_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<0>	PCIE_SA2NB0	PCIE_SLOTA_TO_NB_0_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<1>	PCIE_SA2NB1	PCIE_SLOTA_TO_NB_1_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<1>	PCIE_SA2NB1	PCIE_SLOTA_TO_NB_1_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<2>	PCIE_SA2NB2	PCIE_SLOTA_TO_NB_2_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<2>	PCIE_SA2NB2	PCIE_SLOTA_TO_NB_2_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<3>	PCIE_SA2NB3	PCIE_SLOTA_TO_NB_3_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<3>	PCIE_SA2NB3	PCIE_SLOTA_TO_NB_3_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<4>	PCIE_SA2NB4	PCIE_SLOTA_TO_NB_4_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<4>	PCIE_SA2NB4	PCIE_SLOTA_TO_NB_4_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<5>	PCIE_SA2NB5	PCIE_SLOTA_TO_NB_5_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<5>	PCIE_SA2NB5	PCIE_SLOTA_TO_NB_5_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<6>	PCIE_SA2NB6	PCIE_SLOTA_TO_NB_6_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<6>	PCIE_SA2NB6	PCIE_SLOTA_TO_NB_6_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<7>	PCIE_SA2NB7	PCIE_SLOTA_TO_NB_7_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<7>	PCIE_SA2NB7	PCIE_SLOTA_TO_NB_7_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<8>	PCIE_SA2NB8	PCIE_SLOTA_TO_NB_8_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<8>	PCIE_SA2NB8	PCIE_SLOTA_TO_NB_8_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<9>	PCIE_SA2NB9	PCIE_SLOTA_TO_NB_9_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<9>	PCIE_SA2NB9	PCIE_SLOTA_TO_NB_9_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<10>	PCIE_SA2NB10	PCIE_SLOTA_TO_NB_10_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<10>	PCIE_SA2NB10	PCIE_SLOTA_TO_NB_10_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<11>	PCIE_SA2NB11	PCIE_SLOTA_TO_NB_11_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<11>	PCIE_SA2NB11	PCIE_SLOTA_TO_NB_11_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<12>	PCIE_SA2NB12	PCIE_SLOTA_TO_NB_12_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<12>	PCIE_SA2NB12	PCIE_SLOTA_TO_NB_12_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<13>	PCIE_SA2NB13	PCIE_SLOTA_TO_NB_13_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<13>	PCIE_SA2NB13	PCIE_SLOTA_TO_NB_13_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<14>	PCIE_SA2NB14	PCIE_SLOTA_TO_NB_14_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<14>	PCIE_SA2NB14	PCIE_SLOTA_TO_NB_14_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_NF<15>	PCIE_SA2NB15	PCIE_SLOTA_TO_NB_15_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_PF<15>	PCIE_SA2NB15	PCIE_SLOTA_TO_NB_15_F	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<0>		PCIE_SLOTA_TO_NB_0	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<0>		PCIE_SLOTA_TO_NB_0	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<1>		PCIE_SLOTA_TO_NB_1	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<1>		PCIE_SLOTA_TO_NB_1	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<2>		PCIE_SLOTA_TO_NB_2	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<2>		PCIE_SLOTA_TO_NB_2	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<3>		PCIE_SLOTA_TO_NB_3	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<3>		PCIE_SLOTA_TO_NB_3	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<4>		PCIE_SLOTA_TO_NB_4	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<4>		PCIE_SLOTA_TO_NB_4	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<5>		PCIE_SLOTA_TO_NB_5	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<5>		PCIE_SLOTA_TO_NB_5	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<6>		PCIE_SLOTA_TO_NB_6	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<6>		PCIE_SLOTA_TO_NB_6	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<7>		PCIE_SLOTA_TO_NB_7	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<7>		PCIE_SLOTA_TO_NB_7	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<8>		PCIE_SLOTA_TO_NB_8	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<8>		PCIE_SLOTA_TO_NB_8	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<9>		PCIE_SLOTA_TO_NB_9	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<9>		PCIE_SLOTA_TO_NB_9	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<10>		PCIE_SLOTA_TO_NB_10	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<10>		PCIE_SLOTA_TO_NB_10	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<11>		PCIE_SLOTA_TO_NB_11	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<11>		PCIE_SLOTA_TO_NB_11	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<12>		PCIE_SLOTA_TO_NB_12	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<12>		PCIE_SLOTA_TO_NB_12	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<13>		PCIE_SLOTA_TO_NB_13	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<13>		PCIE_SLOTA_TO_NB_13	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<14>		PCIE_SLOTA_TO_NB_14	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<14>		PCIE_SLOTA_TO_NB_14	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_N<15>		PCIE_SLOTA_TO_NB_15	PCIE_DATA	PCIE_DATA
PCIE_SLOTA_TO_NB_P<15>		PCIE_SLOTA_TO_NB_15	PCIE_DATA	PCIE_DATA

KODIAK PCI-E POWER PHYSICAL CONSTRAINT TABLE

SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE
KOD_G10_GND	0.3MM	0.25MM	0
KOD_H05_GND	0.3MM	0.25MM	0
KOD_H08_GND	0.3MM	0.25MM	0
KOD_J13_GND	0.3MM	0.25MM	0
KOD_K07_GND	0.3MM	0.25MM	0
KOD_L13_GND	0.3MM	0.25MM	0
PWR_PCIE_A_AVDD	0.3MM	0.25MM	1.2
PWR_PCIE_A_AVDD_2	0.3MM	0.25MM	1.2
PWR_PCIE_A_AVDD_1	0.3MM	0.25MM	1.2
PWR_PCIE_A_AVDD_0	0.3MM	0.25MM	1.2
PWR_PCIE_A_AVDD_A	0.3MM	0.25MM	1.2
PWR_PCIE_A_AVDD_B	0.3MM	0.25MM	1.2
PWR_PCIE_A_AVDD_C	0.3MM	0.25MM	1.2
PWR_PCIE_A_AVDD_2	0.3MM	0.25MM	1.2
PWR_PCIE_A_AVDD_0	0.3MM	0.25MM	1.2

KODIAK PCI-E CONST

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE	DRAWING NUMBER	REV.
NONE	D 051-6790	E
	SHT OF	
	97	154

8 7 6 5 4 3 2 1




KODIAK HT16

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED= Tue Nov 14 14:56:40 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PAGE 98

SCALE NONE	SHEET 98	OF 154	SIZE D	DRAWING NUMBER 051-6790	REV. E
			 APPLE COMPUTER INC.		

SIG_NAME	MAKE_BASE	DIFFERENTIAL_PAIR	EC_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE
HT_NB_TO_MB_CLK N<0>	HT_NB_TO_SB_CLK N<0>	TRUE	HT_NB_TO_SB_CLK	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CLK P<0>	HT_NB_TO_SB_CLK P<0>	TRUE	HT_NB_TO_SB_CLK	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD N<0>	HT_NB_TO_SB_CAD N<0>	TRUE	HT_NB_TO_SB_CAD0	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD P<0>	HT_NB_TO_SB_CAD P<0>	TRUE	HT_NB_TO_SB_CAD0	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD N<1>	HT_NB_TO_SB_CAD N<1>	TRUE	HT_NB_TO_SB_CAD1	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD P<1>	HT_NB_TO_SB_CAD P<1>	TRUE	HT_NB_TO_SB_CAD1	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD N<2>	HT_NB_TO_SB_CAD N<2>	TRUE	HT_NB_TO_SB_CAD2	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD P<2>	HT_NB_TO_SB_CAD P<2>	TRUE	HT_NB_TO_SB_CAD2	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD N<3>	HT_NB_TO_SB_CAD N<3>	TRUE	HT_NB_TO_SB_CAD3	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD P<3>	HT_NB_TO_SB_CAD P<3>	TRUE	HT_NB_TO_SB_CAD3	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD N<4>	HT_NB_TO_SB_CAD N<4>	TRUE	HT_NB_TO_SB_CAD4	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD P<4>	HT_NB_TO_SB_CAD P<4>	TRUE	HT_NB_TO_SB_CAD4	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD N<5>	HT_NB_TO_SB_CAD N<5>	TRUE	HT_NB_TO_SB_CAD5	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD P<5>	HT_NB_TO_SB_CAD P<5>	TRUE	HT_NB_TO_SB_CAD5	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD N<6>	HT_NB_TO_SB_CAD N<6>	TRUE	HT_NB_TO_SB_CAD6	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD P<6>	HT_NB_TO_SB_CAD P<6>	TRUE	HT_NB_TO_SB_CAD6	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD N<7>	HT_NB_TO_SB_CAD N<7>	TRUE	HT_NB_TO_SB_CAD7	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CAD P<7>	HT_NB_TO_SB_CAD P<7>	TRUE	HT_NB_TO_SB_CAD7	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CTL N<0>	HT_NB_TO_SB_CTL N<0>	TRUE	HT_NB_TO_SB_CTL0	HT_NB_TO_SB_PP	HT_CAD
HT_NB_TO_MB_CTL P<0>	HT_NB_TO_SB_CTL P<0>	TRUE	HT_NB_TO_SB_CTL0	HT_NB_TO_SB_PP	HT_CAD
HT_MB_TO_NB_CLK N<0>	HT_SB_TO_NB_CLK N<0>	TRUE	HT_SB_TO_NB_CLK	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CLK P<0>	HT_SB_TO_NB_CLK P<0>	TRUE	HT_SB_TO_NB_CLK	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD N<0>	HT_SB_TO_NB_CAD N<0>	TRUE	HT_SB_TO_NB_CAD0	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD P<0>	HT_SB_TO_NB_CAD P<0>	TRUE	HT_SB_TO_NB_CAD0	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD N<1>	HT_SB_TO_NB_CAD N<1>	TRUE	HT_SB_TO_NB_CAD1	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD P<1>	HT_SB_TO_NB_CAD P<1>	TRUE	HT_SB_TO_NB_CAD1	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD N<2>	HT_SB_TO_NB_CAD N<2>	TRUE	HT_SB_TO_NB_CAD2	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD P<2>	HT_SB_TO_NB_CAD P<2>	TRUE	HT_SB_TO_NB_CAD2	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD N<3>	HT_SB_TO_NB_CAD N<3>	TRUE	HT_SB_TO_NB_CAD3	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD P<3>	HT_SB_TO_NB_CAD P<3>	TRUE	HT_SB_TO_NB_CAD3	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD N<4>	HT_SB_TO_NB_CAD N<4>	TRUE	HT_SB_TO_NB_CAD4	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD P<4>	HT_SB_TO_NB_CAD P<4>	TRUE	HT_SB_TO_NB_CAD4	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD N<5>	HT_SB_TO_NB_CAD N<5>	TRUE	HT_SB_TO_NB_CAD5	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD P<5>	HT_SB_TO_NB_CAD P<5>	TRUE	HT_SB_TO_NB_CAD5	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD N<6>	HT_SB_TO_NB_CAD N<6>	TRUE	HT_SB_TO_NB_CAD6	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD P<6>	HT_SB_TO_NB_CAD P<6>	TRUE	HT_SB_TO_NB_CAD6	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD N<7>	HT_SB_TO_NB_CAD N<7>	TRUE	HT_SB_TO_NB_CAD7	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CAD P<7>	HT_SB_TO_NB_CAD P<7>	TRUE	HT_SB_TO_NB_CAD7	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CTL N<0>	HT_SB_TO_NB_CTL N<0>	TRUE	HT_SB_TO_NB_CTL0	HT_SB_TO_NB_PP	HT_CAD
HT_MB_TO_NB_CTL P<0>	HT_SB_TO_NB_CTL P<0>	TRUE	HT_SB_TO_NB_CTL0	HT_SB_TO_NB_PP	HT_CAD
NC HT_MB_TO_NB_CAD P<8..15>		TRUE			
NC HT_MB_TO_NB_CAD N<8..15>		TRUE			
TP HT_MB_TO_NB_CLK N<1>		TRUE			
TP HT_MB_TO_NB_CLK P<1>		TRUE			
NC HT_NB_TO_MB_CAD P<8..15>		TRUE			
NC HT_NB_TO_MB_CAD N<8..15>		TRUE			
NC HT_NB_TO_MB_CLK N<1>		TRUE			
NC HT_NB_TO_MB_CLK P<1>		TRUE			
HT_NB_REFCLK P<0>			HT_NB_REFCLK0	HT_NB_REFCLK	HT_CLK
HT_NB_REFCLK N<0>			HT_NB_REFCLK0	HT_NB_REFCLK	HT_CLK
HT_NB P<0>			HT_NB0		HT_CLK
HT_NB N<0>			HT_NB0		HT_CLK
HT_NB_REFCLK_P<0>			HT_NB_REFCLK_P0		HT_CLK
HT_NB_REFCLK_N<0>			HT_NB_REFCLK_N0		HT_CLK

SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE
PWR_HT_AVDD	0.4MM	0.2MM	2.5
PWR_HT_AVDD2	0.4MM	0.2MM	2.5
KOD_L15_GND	0.4MM	0.2MM	0
HT_NB_G	KEEP DIFF CLOCK FROM BEING A SINGLE XNET		0

HT ALIASES

FINO-ME 06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	101 ^F 154	
NONE			



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	0.38mm SPACING	
HT_CLK66M_SB	0.38mm SPACING	
	P3MM SPACING	

Page Notes

Power aliases required by this page:
 =PP2V5_PWRON_HT
 =PP1V2_PWRON_HT

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - SB_HT_200M
 Stuffs resistor to select 200MHz HT 1/F.

- HTS2MCO+ PPA300
- HTS2MCO- PPA301
- HTS2MCO+ PPA303
- HTS2MCO- PPA304

Shasta HyperTransport

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		103	154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
		PCI AD<31..28>
		PCI AD<27>
		PCI AD<26..24>
		PCI AD<23>
		PCI AD<22>
		PCI AD<21>
		PCI AD<20>
		PCI AD<19..18>
		PCI AD<17>
		PCI AD<16..0>
		PCI CBE L<3..0>
		PCI PAR
		PCI DEVSEL L
		PCI FRAME L
		PCI IRDY L
		PCI TRDY L
		PCI STOP L
	P3MM SPACING	PCI CLK66M_SB_INT

Q63 APPLICATION OF POWER NET "=PP3V3_SB_PCI" IS RUN







Page Notes

Power aliases required by this page:
 - PP3V3_PCI
 - PP3V3_SB_PCI (CAN BE PP3V3_PCI)
 - PP3V3_PWRON_SB
 - PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

NOM options provided by this page:
 (NONE)


PCI Devices implemented on this page:
 AD11 - PCIO (0x106B/0x0053)
 AD11 - PC11 (0x106B/0x0054)
 AD11 - PC12 (0x106B/0x0055)
 AD23 - KeyLargo (0x106B/0x004F, PC11)
 AD28 - SATA 150 (0x1166/0x0240, PC10 or 2)
 AD29 - UATA 133 (0x106B/0x0050, PC10 or 2)
 AD30 - FireWire (0x106B/0x0052, PC10 or 2)
 AD31 - Ethernet (0x106B/0x0051, PC10)



Shasta PCI Interface
 SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6790	E
SCALE	SHT	OF
NONE	119	154



ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)

119	PCI_SB_AD<0>	RPC003	4	5	47	PCI_AD<0>	119 121 122 125
119	PCI_SB_AD<1>	RPC003	1	8	47	PCI_AD<1>	119 121 122 125
119	PCI_SB_AD<2>	RPC009	1	8	47	PCI_AD<2>	119 121 122 125
119	PCI_SB_AD<3>	RPC001	3	6	47	PCI_AD<3>	119 121 122 125
119	PCI_SB_AD<4>	RPC000	3	6	47	PCI_AD<4>	119 121 122 125
119	PCI_SB_AD<5>	RPC003	2	7	47	PCI_AD<5>	119 121 122 125
119	PCI_SB_AD<6>	RPC001	4	5	47	PCI_AD<6>	119 121 122 125
119	PCI_SB_AD<7>	RPC000	2	7	47	PCI_AD<7>	119 121 122 125
119	PCI_SB_AD<8>	RPC007	4	5	47	PCI_AD<8>	119 121 122 125
119	PCI_SB_AD<9>	RPC002	1	8	47	PCI_AD<9>	119 121 122 125
119	PCI_SB_AD<10>	RPC000	1	8	47	PCI_AD<10>	119 121 122 125
119	PCI_SB_AD<11>	RPC009	3	6	47	PCI_AD<11>	119 121 122 125
119	PCI_SB_AD<12>	RPC000	4	5	47	PCI_AD<12>	119 121 122 125
119	PCI_SB_AD<13>	RPC009	4	5	47	PCI_AD<13>	119 121 122 125
119	PCI_SB_AD<14>	RPC002	2	7	47	PCI_AD<14>	119 121 122 125
119	PCI_SB_AD<15>	RPC002	4	5	47	PCI_AD<15>	119 121 122 125
119	PCI_SB_AD<16>	RPC002	3	6	47	PCI_AD<16>	119 121 122 125

119	PCI_SB_AD<17>	RC000	1	47	2	PCI_AD<17>	119 121 122 125
119	PCI_SB_AD<18>	RPC007	1	8	47	PCI_AD<18>	119 121 122 125
119	PCI_SB_AD<19>	RPC006	2	7	47	PCI_AD<19>	119 121 122 125
119	PCI_SB_AD<20>	RPC007	2	7	47	PCI_AD<20>	119 121 122 125
119	PCI_SB_AD<21>	RPC008	1	8	47	PCI_AD<21>	119 121 122
119	PCI_SB_AD<22>	RPC004	1	8	47	PCI_AD<22>	119 121 122
119	PCI_SB_AD<23>	RPC006	4	5	47	PCI_AD<23>	119 121 122
119	PCI_SB_AD<24>	RPC008	4	5	47	PCI_AD<24>	119 121 122 125
119	PCI_SB_AD<25>	RPC006	3	6	47	PCI_AD<25>	119 121 122 125
119	PCI_SB_AD<26>	RPC008	3	6	47	PCI_AD<26>	119 121 122 125

119	PCI_SB_AD<27>	RC001	1	47	2	PCI_AD<27>	119 121 122 125
119	PCI_SB_AD<28>	RPC004	4	5	47	PCI_AD<28>	119 121 122 125
119	PCI_SB_AD<29>	RPC008	2	7	47	PCI_AD<29>	119 121 122 125
119	PCI_SB_AD<30>	RPC004	2	7	47	PCI_AD<30>	119 121 122 125
119	PCI_SB_AD<31>	RPC007	3	6	47	PCI_AD<31>	119 121 122 125
119	PCI_SB_CBE_L<0>	RPC003	3	6	47	PCI_CBE_L<0>	119 121 122
119	PCI_SB_CBE_L<1>	RPC001	1	8	47	PCI_CBE_L<1>	119 121 122
119	PCI_SB_CBE_L<2>	RPC006	1	8	47	PCI_CBE_L<2>	119 121 122
119	PCI_SB_CBE_L<3>	RPC004	3	6	47	PCI_CBE_L<3>	119 121 122
119	PCI_SB_DEVSEL_L	RPC005	3	6	47	PCI_DEVSEL_L	119 121 122
119	PCI_SB_FRAME_L	RPC005	4	5	47	PCI_FRAME_L	119 121 122
119	PCI_SB_IRDY_L	RPC005	2	7	47	PCI_IRDY_L	119 121 122
119	PCI_SB_TRDY_L	RPC005	1	8	47	PCI_TRDY_L	119 121 122
119	PCI_SB_STOP_L	RPC001	2	7	47	PCI_STOP_L	119 121 122
119	PCI_SB_PAR	RPC009	2	7	47	PCI_PAR	119 121 122

PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION
 SYNC_MASTER=FINO-MW SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	120	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	PCI_CLK33M_AIRPORT

Page Notes

Power aliases required by this page:
 - _PP3V3_PCI


Signal aliases required by this page:
 - _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

Q85 WIRELESS CONNECTOR



AIRPORT & BLUETOOTH
 SYNC_MASTER=FINO-MW SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	121	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	

=PCI_CLK33M_USB2 27 122

Page Notes

Power aliases required by this page:
 - _PPVIO_PCI (to 3.3V or 5V)


Signal aliases required by this page:
 - _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD27 (slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports Discold.

Q63 APPLICATION OF POWER NET "=PPVIO_PCI_USB2" IS PP3V3_RUN



ALL NETS TO FUNCTIONAL TEST PAGE

USB 2.0 PCI Interface

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	REV.
		122	154

D

C

B

A

D

C

B

A


Page Notes

Power aliases required by this page:
 - #PP3V3_PCI

Signal aliases required by this page:
 (NONE)

BCM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7500 part number.



BootROM

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		125	154



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_TXD2
	SATA	SATA	SATA_TXD2
			UATA_DD<15..8>
			UATA_DD<7>
			UATA_DD<6..0>
			UATA_DA<2..0>
			UATA_CS0_L
			UATA_CS1_L
			UATA_HSTROBE
			UATA_STOP
			UATA_DMACK_L
			UATA_RESET_L
			UATA_DSTROBE
			UATA_DMARQ
			UATA_INTRO
			UATA_DD R<15..8>
			UATA_DD R<7>
			UATA_DD R<6..0>
			UATA_DA R<2..0>
			UATA_CS0_L R
			UATA_CS1_L R
			UATA_DMACK_L R
			UATA_HSTROBE R
			UATA_STOP R
			UATA_RESET_L R

UATA_NETSPA



Page Notes

Power aliases required by this page:
- PP1V2_PWRON_DISK

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: SATA

Line To Line: 0.38mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.25mm outer
Primary Max Sep: 0.23mm inner
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm

NOTE: Target differential impedance for SATA data pairs is 100 ohms.

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: SATA

Line To Line: 0.38mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.25mm outer
Primary Max Sep: 0.23mm inner
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm


NOTE: Target differential impedance for SATA data pairs is 100 ohms.

NOTE: Target differential impedance for SATA data pairs is 100 ohms.

U2300	SHASTA	VI.1	WGA-LP	(5 OF 8)
UD_IDEDD_0_H	H7	UATA_DD R<0>	127	129
UD_IDEDD_1_H	H6	UATA_DD R<1>	127	129
UD_IDEDD_2_H	H5	UATA_DD R<2>	127	129
UD_IDEDD_3_H	E2	UATA_DD R<3>	127	129
UD_IDEDD_4_H	C1	UATA_DD R<4>	127	129
UD_IDEDD_5_H	C2	UATA_DD R<5>	127	129
UD_IDEDD_6_H	E3	UATA_DD R<6>	127	129
UD_IDEDD_7_H	D6	UATA_DD R<7>	127	129
UD_IDEDD_8_H	D5	UATA_DD R<8>	127	129
UD_IDEDD_9_H	D4	UATA_DD R<9>	127	129
UD_IDEDD_10_H	D7	UATA_DD R<10>	127	129
UD_IDEDD_11_H	F6	UATA_DD R<11>	127	129
UD_IDEDD_12_H	C3	UATA_DD R<12>	127	129
UD_IDEDD_13_H	F5	UATA_DD R<13>	127	129
UD_IDEDD_14_H	E5	UATA_DD R<14>	127	129
UD_IDEDD_15_H	D5	UATA_DD R<15>	127	129
UD_IDEDA0_H	E6	UATA_DA R<0>	127	129
UD_IDEDA1_H	C4	UATA_DA R<1>	127	129
UD_IDEDA2_H	D6	UATA_DA R<2>	127	129
UD_IDECS1FX_L	B3	UATA_CS0 L R	127	129
UD_IDECS3FX_L	B4	UATA_CS1 L R	127	129
UD_IDEDMACK_L	B8	UATA_DMACK L R	127	129
UD_IDEDMARQ_H	B4	UATA_DMARQ R	127	129
UD_IDERD_L	D3	UATA_HSTROBE R	127	129
UD_IDEWR_L	D3	UATA_STOP R	127	129
UD_IDERST_L	B7	UATA_RESET L R	127	129
RXDP1	Y11	SATA_TXD P1	127	129
RXDN1	Y12	SATA_TXD N1	127	129
RXDP2	Y15	SATA_TXD P2	127	129
RXDN2	Y14	SATA_TXD N2	127	129



PLACE TERMINATION RESISTORS AT UATA CONNECTOR JC901



Shasta Disk

SYNC_MASTER=M23-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET OF		
NONE	127 OF 154		



Disk Connectors

SYNC_MASTER=M23-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I I NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		129	154

8 7 6 5 4 3 2 1

D

D

PLACE THESE SERIES TERM CLOSE TO DRIVER: SB/SHASTA

SHASTA₈ -> VESTA

131	9	ENET_TXD_R<0>	159	MAKE_BASE=TRUE	ENET_TXD<0>	9	131	132
131	9	ENET_TXD_R<1>	160	MAKE_BASE=TRUE	ENET_TXD<1>	9	131	132
131	9	ENET_TXD_R<2>	161	MAKE_BASE=TRUE	ENET_TXD<2>	9	131	132
131	9	ENET_TXD_R<3>	162	MAKE_BASE=TRUE	ENET_TXD<3>	9	131	132
131	9	ENET_TXD_R<4>	163	MAKE_BASE=TRUE	ENET_TXD<4>	9	131	132
131	9	ENET_TXD_R<5>	164	MAKE_BASE=TRUE	ENET_TXD<5>	9	131	132
131	9	ENET_TXD_R<6>	165	MAKE_BASE=TRUE	ENET_TXD<6>	9	131	132
131	9	ENET_TXD_R<7>		MAKE_BASE=TRUE	ENET_TXD<7>	9	131	132
			166					
131	9	ENET_TX_EN_R	167	MAKE_BASE=TRUE	ENET_TX_EN	9	131	132
131	9	ENET_TX_ER_R		MAKE_BASE=TRUE	ENET_TX_ER	9	131	132
			168					
131		ENET_CLK125M_GTX_R		MAKE_BASE=TRUE	ENET_CLK125M_GTX	131	132	
			169					
131		ENET_MDIO_R		MAKE_BASE=TRUE	ENET_MDIO	131	132	

PLACE THESE SERIES TERM CLOSE TO DRIVER: VESTA

VESTA -> SHASTA

			I84					
132		ENET_CLK125M_GBE_REF_R		MAKE_BASE=TRUE	ENET_CLK125M_GBE_REF	132		
			I70					
132		ENET_CLK25M_TX_R		MAKE_BASE=TRUE	ENET_CLK25M_TX	131		
			I71					
132		ENET_CLK125M_RX_R		MAKE_BASE=TRUE	ENET_CLK125M_RX	131		
			I72					
132	131	ENET_RXD_R<0>	I73	MAKE_BASE=TRUE	ENET_RXD<0>	9	131	
132	131	ENET_RXD_R<1>	I74	MAKE_BASE=TRUE	ENET_RXD<1>	9	131	
132	131	ENET_RXD_R<2>	I75	MAKE_BASE=TRUE	ENET_RXD<2>	9	131	
132	131	ENET_RXD_R<3>	I76	MAKE_BASE=TRUE	ENET_RXD<3>	9	131	
132	131	ENET_RXD_R<4>	I77	MAKE_BASE=TRUE	ENET_RXD<4>	9	131	
132	131	ENET_RXD_R<5>	I78	MAKE_BASE=TRUE	ENET_RXD<5>	9	131	
132	131	ENET_RXD_R<6>	I79	MAKE_BASE=TRUE	ENET_RXD<6>	9	131	
132	131	ENET_RXD_R<7>		MAKE_BASE=TRUE	ENET_RXD<7>	9	131	
			I80					
132	131	ENET_RX_DV_R	I81	MAKE_BASE=TRUE	ENET_RX_DV	131		
132	131	ENET_RX_ER_R		MAKE_BASE=TRUE	ENET_RX_ER	131		
			I82					
132	131	ENET_COL_R	I83	MAKE_BASE=TRUE	ENET_COL	131		
132	131	ENET_CRS_R		MAKE_BASE=TRUE	ENET_CRS	131		

C

C

B

B

A

A

Preliminary

8 7 6 5 4 3 2 1

ENET SERIES TERM
 SYNC_MASTER=FINO-DC SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	130	154	

8 7 6 5 4 3 2 1



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET	0.38mm SPACING	ENET_CLK25M_TX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_RX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GBR_REF 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GTX 130 132
ENET	0.38mm SPACING	ENET_CLK125M_GTX_R 130 131
ENET	ENET_FW_2X	ENET_RXD_R<7..0> 9 130 132
ENET	ENET_FW_3X	ENET_RX_DV_R 130 132
ENET	ENET_FW_3X	ENET_RX_ER_R 130 132
ENET	ENET_FW_2X	ENET_RXD<7..0> 9 130 131
ENET	ENET_FW_3X	ENET_RX_DV 130 131
ENET	ENET_FW_3X	ENET_RX_ER 130 131
ENET	ENET_TXD<7..0>	ENET_TXD_R<7..0> 9 130 131
ENET	ENET_TX_3X	ENET_TX_EN_R 9 130 131
ENET	ENET_TX_3X	ENET_TX_ER_R 9 130 131
ENET	ENET_TXD<7..0>	ENET_TXD<7..0> 9 130 132
ENET	ENET_TX_3X	ENET_TX_EN 9 130 132
ENET	ENET_TX_3X	ENET_TX_ER 9 130 132
ENET	ENET_FW_3X	ENET_CR_S_R 130 132
ENET	ENET_FW_3X	ENET_COL_R 130 132
ENET	ENET_FW_3X	ENET_CR_S 130 131
ENET	ENET_FW_3X	ENET_COL 130 131
ENET	ENET_FW_3X	ENET_MDC 131 132
ENET	ENET_FW_3X	ENET_MDIO_R 130 131
ENET	ENET_FW_3X	R8405_1 131
ENET	ENET_FW_3X	R8405_2 131
ENET	ENET_FW_3X	R8407_2 131

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0-OHM, 402, 5%	RD103		ENET_MDIO_DELAY_0 *
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33-OHM, 402, 5%	RD107		ENET_MDIO_DELAY_4NS

Shasta Ethernet

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		131	154

8 7 6 5 4 3 2 1

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET	0.38mm SPACING	ENET_CLK125M_GBE_REF_R 130 132
ENET	0.38mm SPACING	ENET_CLK125M_RX_R 130 132
ENET	0.38mm SPACING	ENET_CLK25M_TX_R 130 132
ENET	ENET	ENET_MDI0 132 136
ENET	ENET	ENET_MDI0 132 136
ENET	ENET	ENET_MDI1 132 136
ENET	ENET	ENET_MDI1 132 136
ENET	ENET	ENET_MDI2 132 136
ENET	ENET	ENET_MDI2 132 136
ENET	ENET	ENET_MDI3 132 136
ENET	ENET	ENET_MDI3 132 136
ENET	0.38mm SPACING	VESTA_CLK25M_XTALI 132
ENET	0.38mm SPACING	VESTA_CLK25M_XTALO 132
ENET	0.38mm SPACING	VESTA_CLK25M_XTALO_R 132

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Net Spacing Type: ENET

Line To Line: 0.38mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.13mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for ENET data pairs is 100 ohms.



Vesta Config Straps:	
PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select (Internal Pull-down)
EN_10B - TBI Interface Select (Internal Pull-down)	HUB - Repeater Select (Internal Pull-down)
RGMIEN - RGMI Enable (Internal Pull-down)	ER - Edge Rate Select (Internal Pull-down)
FDX - Full-Duplex Select (Internal Pull-up)	AM_EN - Auto-Negotiation Select (Internal Pull-down)
F1000 - Speed Select (Internal Pull-up)	TXC_RXC_DELAY (Internal Pull-up)
SPD0 - Speed Select (Internal Pull-down)	
AN_EN F1000 SPD0 Description	
0 0 0	Force 10BASE-T
0 0 1	Force 100BASE-TX
0 1 X	Force 1000BASE-T (test use only)
1 0 0	Auto-negotiate advertise 10BASE-T
1 0 1	Auto-negotiate advertise 10/100BASE-TX
1 1 0	Auto-negotiate advertise 10/100/1000BASE-T
1 1 1	Auto-negotiate advertise 1000BASE-T



Vesta Ethernet PHY

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		132	154

EXTRA CONSTRAINTS TO SUPPLEMENT THE THE MISSING NET PHYSICAL FROM EARLIER PAGE


NET	PHYSICAL TYPE	VALUE	LOC
ENET	ENET MDI P<0>	132 136	
ENET	ENET MDI N<0>	132 136	
ENET	ENET MDI P<1>	132 136	
ENET	ENET MDI N<1>	132 136	
ENET	ENET MDI P<2>	132 136	
ENET	ENET MDI N<2>	132 136	
ENET	ENET MDI P<3>	132 136	
ENET	ENET MDI N<3>	132 136	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

PUT DEVELOPMENT LEDES ON TOP SIDE OF BOARD



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



ETHERNET CONNECTOR

SYNC_MASTER=FINO-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	136 OF 154		



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW DATA<7..0>	ENET_FW_2X	138 139
FW CTL S<1..0>	ENET_FW_3X	138 139
FW CTL<1..0>	ENET_FW_3X	138 139
FW DATA R<7..0>	ENET_FW_2X	138
FW CTL R<1..0>	ENET_FW_3X	138
FW LPS	ENET_FW_3X	138 139
FW LRQ	ENET_FW_3X	138 139
FW PINT	ENET_FW_3X	138 139
FW CLK98M LCLK	0.38mm SPACING	138 139
FW CLK98M PCLK	0.38mm SPACING	138 139
FW CLK98M LCLK R	0.38mm SPACING	138

Page Notes

Power aliases required by this page:
 - _PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Shasta FireWire


SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	138		154



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
(PROVIDED BY LINK PAGE)	FW	FW	FW_TPA0
	FW	FW	FW_TPA P<0>
	FW	FW	FW_TPB0
	FW	FW	FW_TPB P<0>
	FW	FW	FW_TPA1
	FW	FW	FW_TPA P<1>
	FW	FW	FW_TPB1
	FW	FW	FW_TPB P<1>
	FW	FW	FW_TPA2
	FW	FW	FW_TPA P<2>
	FW	FW	FW_TPB2
	FW	FW	FW_TPB P<2>
	FW	FW	FW_CTL
	FW	FW	FW_CTL<1..0>
	FW	FW	FW_CTL<1..0>

Page Notes

Power aliases required by this page:
 - =PPFW_PHY
 - =PP3V3_FW
 - =PP3V3_ENETFW
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - VESTA_DS_ONLY_EN0
 If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
 - VESTA_PWR_CLASS_0
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW




NOTE: Target differential impedance for FW data pairs is 110 ohms.

VESTA CONFIG STRAPS:

FW_PWR_CLASS_MSB - FIREWIRE POWER CLASS
 1 - Sets Power Class to 0x4
 0 - Sets Power Class to 0x0
 (Internal Pull-up)

FW_DS_ONLY_P0 - PORT 0 DATA/STROBE
 1 - Port 0 Data/strobe mode only
 0 - Port 0 Billingual mode
 (Internal Pull-down)

ESDET[0]
 1=PORTS 1 AND 2 DS ONLY
 0=PARTS 1 AND 2 BI-LINGUAL
 ESDET[1]
 1=PORT 1 PRESENT
 0=PORT 1 NOT PRESENT
 ESDET[2]
 1=PORT 2 PRESENT
 0=PORT 2 NOT PRESENT



Vesta FireWire PHY


SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-6790	E
SCALE	SHT	OF
NONE	139	154




NET_TYPE		
SPACING	PHYSICAL	DIFFERENTIAL_PAIR
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL

Termination

Place close to FireWire PHY




3rd TPA/TPB pair unused









ESD Rail

CALCULATION = 220 OHMS, THERE'S ALREADY A 215 IN THE DESIGN, SO I'M USING 215 INSTEAD




SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING

"Snapback" & "Late VG" Protection









PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0248	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	17_INCH_LCD
514-0248	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	17_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	20_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	20_INCH_LCD

DESIGNED WITH INTENTION TO RESIZE FUSE LIMITS EQUAL FW SPEC 1.5A LIMIT



POSSIBLE CURRENT SHARING SCENARIO
 KCL = CABLE POWER + SYSTEM POWER = > 1.5 AMPS



FIREWIRE CONNECTORS

SYNC_MASTER=FINO-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	154
NONE	140		

8 7 6 5 4 3 2 1

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_4
	0.38mm SPACING		NEC_CLK30M_XT1
	0.38mm SPACING		NEC_CLK30M_XT2
	0.38mm SPACING		NEC_CLK30M_XT2_R



Q63 USB PORT ALLOCATION
 REAR USB (PORT #0)
 FRONT PANEL USB (PORT #1)
 REAR USB (PORT #2)
 REAR USB (PORT #3)

Page Notes

Power aliases required by this page:
 - =PP3V3_PWRON_USB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)






Net Spacing Type: USB2

Line To Line: 0.50mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.19mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA V1.1 BGA-LP (8 OF 8)

NC0	F7	TP_SB<0>	6
NC1	F8	TP_SB<1>	6
NC2	F3	TP_SB<2>	6
NC3	F4	TP_SB<3>	6
NC4	F5	TP_SB<4>	6
NC5	F6	TP_SB<5>	6
NC6	F7	TP_SB<6>	6
NC7	F8	TP_SB<7>	6
NC8	T1	TP_SB<8>	6
NC9	T2	TP_SB<9>	6
NC10	T3	TP_SB<10>	6
NC11	T4	TP_SB<11>	6
NC12	T5	TP_SB<12>	6
NC13	T6	TP_SB<13>	6
NC14	T7	TP_SB<14>	6
NC15	T8	TP_SB<15>	6
NC16	U1	TP_SB<16>	6
NC17	U2	TP_SB<17>	6
NC18	U3	TP_SB<18>	6
NC19	U4	TP_SB<19>	6
NC20	U5	TP_SB<20>	6
NC21	U6	TP_SB<21>	6
NC22	V1	TP_SB<22>	6
NC23	V2	TP_SB<23>	6
NC24	V3	TP_SB<24>	6
NC25	V4	TP_SB<25>	6
NC26	W1	TP_SB<26>	6
NC27	W3	TP_SB<27>	6
NC28	Y1	TP_SB<28>	6
NC29	Y3	TP_SB<29>	6



USB Host Interfaces
 SYNC_MASTER=FINO-PC SYNC_DATE=07/05/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6790	REV.	E
SCALE	NONE	SHT	142	OF	154



APPLE COMPUTER INC.

Page Notes

Power aliases required by this page:

- PP5V_PWRON_USB
- PP5V_PWRON_UDASH
- PP3V3_PWRON_UDASH
- PP3V3_PWRON_BT

Signal aliases required by this page: (NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page: (NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.


neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.


- 142 USB2_PWREN<0> == TP_USB2_PWREN<0> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<1> == TP_USB2_PWREN<1> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<2> == TP_USB2_PWREN<2> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<3> == TP_USB2_PWREN<3> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<4> == TP_USB2_PWREN<4> 6 MAKE_BASE=TRUE



External USB Ports



FHB CONNECTOR



4-14-05
PLACE CE343, CE344 & LE340
NEAR JE350 PIN 14 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0294	3	USB RECEPTACLE,4P,UB1123-M23B-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0295	3	USB RECEPTACLE,4P,UB1123-M33B-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED BY	USB2	USB2_PORT1_F	USB2 USB2_PORT1_P_F 143
USB CONTROLLER	USB2	USB2_PORT1_F	USB2 USB2_PORT1_N_F 144
USB CONTROLLER	USB2	USB2_PORT2_F	USB2 USB2_PORT2_P_F 143
USB CONTROLLER	USB2	USB2_PORT2_F	USB2 USB2_PORT2_N_F 143
USB CONTROLLER	USB2	USB2_PORT3_F	USB2 USB2_PORT3_P_F 143
USB CONTROLLER	USB2	USB2_PORT3_F	USB2 USB2_PORT3_N_F 143
USB CONTROLLER	USB2	USB2_HUB_F	USB2 USB2_HUB_P_L<2> 143
USB CONTROLLER	USB2	USB2_HUB_F	USB2 USB2_HUB_N_L<2> 143
USB CONTROLLER	USB2	USB2_BNDI_F	USB2 USB2_P_L<3> 143
USB CONTROLLER	USB2	USB2_BNDI_F	USB2 USB2_N_L<3> 143
USB CONTROLLER	USB2	USB2_0_IC	USB2 USB_NEC_P<0> 142
USB CONTROLLER	USB2	USB2_0_IC	USB2 USB_NEC_N<0> 142
USB CONTROLLER	USB2	USB2_1_IC	USB2 USB_NEC_P<1> 142
USB CONTROLLER	USB2	USB2_1_IC	USB2 USB_NEC_N<1> 142
USB CONTROLLER	USB2	USB2_2_IC	USB2 USB_NEC_P<2> 142
USB CONTROLLER	USB2	USB2_2_IC	USB2 USB_NEC_N<2> 142
USB CONTROLLER	USB2	USB2_3_IC	USB2 USB_NEC_P<3> 142
USB CONTROLLER	USB2	USB2_3_IC	USB2 USB_NEC_N<3> 142
USB CONTROLLER	USB2	USB2_4_IC	USB2 USB_NEC_P<4> 142
USB CONTROLLER	USB2	USB2_4_IC	USB2 USB_NEC_N<4> 142

DUE TO THESE NETS ARE ON A Q63 SHARED PAGE 124, THESE PROPERTIES FOR M23/M33 WERE PLACED ON THIS PAGE.

USB Device Interfaces

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET	OF	
NONE	143	154	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0257	1	USX2006-NU-01 CUSTOM MASK	UE400	CRITICAL	CARD_READER

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_3
MIN	USB2	USB2	USB2_HUB_3
MIN	0.38MM SPACING		XTAL_IN_CARD_READER
MIN	0.38MM SPACING		XTAL_OUT_CARD_READER
MIN	0.38MM SPACING		XTAL_IN_USB_HUB
MIN	0.38MM SPACING		XTAL_OUT_USB_HUB
MIN	0.38MM SPACING		XTAL_IN_CARD_READER_R
MIN	0.38MM SPACING		XTAL_OUT_CARD_READER_R

Flash Media Ctrl

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

IF USING THE CARD READER, MUST CHANGE THESE BOM OPTIONS TO:

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51280010	1	CONN, MEDIA CARD M23	JE500	CRITICAL	CARD_READER 17_INCH_LCD
51280012	1	CONN, MEDIA CARD M33	JE500	CRITICAL	CARD_READER 20_INCH_LCD




WRITE PROTECT AND CARD DETECT SWITCHES

CARD STATUS	WRITE PROTECT	WRITE ENABLE	CARD DETECT
NOT INSERTED	OPEN	OPEN	OPEN
FULLY INSERTED	OPEN	CLOSE	CLOSE

Flash Connector
 SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT		
NONE	145	154	



AUDIO: CODEC

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHEET OF 147 OF 154	



AUDIO: LINE INPUT AMP


SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	148 OF 154




APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		150	154



AUDIO: SPEAKER AMP
 SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		152	154




CRITICAL	PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
CRITICAL	514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
CRITICAL	514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
CRITICAL	514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
CRITICAL	514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD

LINE OUT PLUG DETECTS
 AUDIO_LO_DET_L = LOW: PLUG INSERTED
 AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED

AUDIO: CONNECTORS
 SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	153	154
NONE			



4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP APPLE P/N 353S0733

MICROPHONE IMPEDANCE MATCHING CIRCUIT

AUDIO GROUND RETURNS

UNUSED GPIO TERMINATIONS

AUDIO: POWER SUPPLIES

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	154 OF 154