

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, BLACK_PEARL, MLB, K92

pre-evt 11/22/10 rev3.11.3

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2009-05-19

Page	Contents	Sync	Date
1	Table of Contents	K17_MLB	04/27/2010
2	System Block Diagram	K60_MLB	04/26/2010
3	Revision History	K17_MLB	04/26/2010
4	Revision History	K17_MLB	04/26/2010
5	BOM Configuration	K17_MLB	04/26/2010
6	Functional / ICT Test	K17_MLB	04/26/2010
7	Power Aliases	K17_MLB	04/26/2010
8	Signal Aliases	K17_MLB	04/26/2010
9	CPU DMI/PEG/FDI/RSVD	K60_MLB	04/26/2010
10	CPU CLOCK/MISC/JTAG	K91_MLB	07/16/2010
11	CPU DDR3 INTERFACES	K60_MLB	04/26/2010
12	CPU POWER	K91_MLB	07/16/2010
13	CPU POWER AND GND	K60_MLB	04/26/2010
14	CPU DECOUPLING-I	K91_MLB	07/21/2010
15	CPU DECOUPLING-II	K91_MLB	07/21/2010
16	PCH SATA/PCIE/CLK/LPC/SPI	K91_MLB	10/19/2010
17	PCH DMI/FDI/GRAPHICS	K91_MLB	10/17/2010
18	PCH PCI/FLASHCACHE/USB	K91_MLB	10/20/2010
19	PCH MISC	K91_MLB	10/20/2010
20	PCH POWER	K91_MLB	07/09/2010
21	PCH GROUNDS	K92_YUN	05/20/2010
22	PCH DECOUPLING	K91_YUN	08/06/2010
23	CPU & PCH XDP	K91_MLB	10/17/2010
24	USB HUBS	K92_BEN	06/29/2010
25	Chipset Support	K91_MLB	06/29/2010
26	DDR3 SO-DIMM Connector A	K92_YUN	06/14/2010
27	DDR3 Byte/Bit Swaps	K92_YUN	05/14/2010
28	DDR3 SO-DIMM Connector B	K92_YUN	06/14/2010
29	CPU Memory S3 Support	K17_MLB	04/26/2010
30	FSB/DDR3/FRAMBUF Vref Margining	K91_YUN	08/26/2010
31	X19/ALS/CAMERA CONNECTOR	K91_MLB	10/21/2010
32	ExpressCard Connector	K92_ERIC	07/27/2010
33	T29 Host (1 of 2)	T29_REF	11/09/2010
34	T29 Host (2 of 2)	T29_REF	11/09/2010
35	T29 Power Support	T29_REF	11/09/2010
36	ETHERNET PHY (CAESAR IV)	K92_ERIC	10/19/2010
37	Ethernet Connector	K92_ERIC	08/24/2010
38	FireWire LLC/PHY (FW643)	K91_MLB	10/20/2010
39	FireWire Port & PHY Power	K91_MLB	10/20/2010
40	FireWire Connector	K91_MLB	07/22/2010
41	SATA Connectors	K92_ERIC	11/08/2010
42	External USB Connectors	K92_ERIC	08/24/2010
43	PROJECT SPECIFIC CONNS	K92_ERIC	07/22/2010
44	Front Flex Support	K17_MLB	04/26/2010
45	SMC	K91_BEN	07/12/2010

Page	Contents	Sync	Date
46	SMC Support	K91_BEN	07/12/2010
47	LPC+SPI Debug Connector	K91_YUN	09/23/2010
48	K92 SMBus Connections	K17_MLB	04/26/2010
49	Voltage & Load Side Current Sensing	K92_DINESH	09/24/2010
50	High Side and CPU/AXG Current Sensing	K92_DINESH	10/29/2010
51	Thermal Sensors	K92_DINESH	09/24/2010
52	Fan Connectors	K17_MLB	04/26/2010
53	WELLSRING 1	K92_ERIC	10/11/2010
54	WELLSRING 2	K92_ERIC	07/27/2010
55	Digital Accelerometer	K92_DINESH	06/02/2010
56	SPI ROM	K92_BEN	05/27/2010
57	AUDIO: CODEC	K92_KAVITHA	07/30/2010
58	AUDIO: LINE IN	K92_AUDIO	06/16/2010
59	AUDIO: HEADPHONE OUT	K92_KAVITHA	10/22/2010
60	AUDIO: SPEAKER AMP	K92_KAVITHA	10/22/2010
61	AUDIO: JACKS	K92_KAVITHA	11/02/2010
62	AUDIO: JACK TRANSLATORS	K92_KAVITHA	11/22/2010
63	DC-In & Battery Connectors	K92_CHANG	06/28/2010
64	PBus Supply & Battery Charger	K91_CHANG	07/21/2010
65	System Agent Supply	K91_CHANG	07/21/2010
66	5V / 3.3V Power Supply	K92_ERIC	08/30/2010
67	1.5V DDR3 Supply	K91_CHANG	07/21/2010
68	CPU IMVP7 & AXG VCore Regulator	K92_ERIC	11/09/2010
69	CPU IMVP7 & AXG VCore Output	K92_ERIC	09/27/2010
70	CPU VCCIO (1.05V) Power Supply	K92_ERIC	09/23/2010
71	Misc Power Supplies	K91_CHANG	07/21/2010
72	Power FETs	K91_MLB	10/18/2010
73	Power Control 1/ENABLE	K92_YUAN	07/22/2010
74	Whistler PCI-E	K91_MLB	10/19/2010
75	Whistler CORE/FB POWER	K92_BEN	06/03/2010
76	Whistler FRAME BUFFER I/F	K18_MLB	04/27/2010
77	GDDR5 Frame Buffer A	K91_YUN	08/23/2010
78	GDDR5 Frame Buffer B	K91_YUN	08/23/2010
79	Whistler LVDS/DP/GPIO	K92_SUNGA	10/21/2010
80	Whistler GPIOs & STRAPS	K91_MLB	07/17/2010
81	Whistler DP PWR/GNDS	K92_BEN	06/01/2010
82	GPU (Whistler) CORE SUPPLY	K91_CHANG	07/21/2010
83	LVDS Display Connector	K17_MLB	04/26/2010
84	Muxed Graphics Support	K92_YUN	06/25/2010
85	DisplayPort/T29 A MUXing	K91_MLB	10/22/2010
86	DisplayPort/T29 A Connector	K91_MLB	10/22/2010
87	1V0 GPU / 1V5 FB Power Supply	K91_CHANG	07/21/2010
88	Graphics MUX (GMUX)	K92_YUAN	07/28/2010
89	LCD Backlight Driver (LP8545)	K92_DINESH	09/07/2010
90	LCD Backlight Support	K17_MLB	04/26/2010

Page	Contents	Sync	Date
91	Power Sequencing EG/PCH S0	K92_YUAN	07/30/2010
92	CPU Constraints	K91_MLB	07/22/2010
93	Memory Constraints	K17_MLB	06/14/2010
94	PCH Constraints 1	K92_YUN	06/25/2010
95	PCH Constraints 2	K91_MLB	07/22/2010
96	Ethernet/FW Constraints	K91_MLB	07/22/2010
97	T29 Constraints	T29_REF	10/20/2010
98	SMC Constraints	K17_MLB	05/14/2010
99	GPU (Whistler) CONSTRAINTS	K91_MLB	07/21/2010
100	Project Specific Constraints	K91_MLB	07/22/2010
101	PCB Rule Definitions	K17_MLB	05/14/2010
102	PCH Power Aliases	K17_MLB	04/27/2010
103	DEBUG SENSORS AND ADC	K92_DINESH	09/07/2010
104	DEBUG SENSORS AND ADC 2	K92_DINESH	07/28/2010
105	Power Supplies BIST	K92_DINESH	08/23/2010


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8618	1	SCHEM, BLACK_PEARL, MLB, K92	SCH	CRITICAL	
820-2914	1	PCB, BLACK_PEARL, MLB, K92	PCB	CRITICAL	


DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Thu Nov 23 20:44:38 2010

DRAWING TITLE SCHEM, MLB, K92		DRAWING NUMBER D
Apple Inc.		REVISION
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
PAGE 1 OF 132		PAGE
SHEET 1 OF 105		SHEET



SYNC MASTER=K60 MLB		SYNC DATE=04/26/2010	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	2 OF 132
		SHEET	2 OF 105

K92 POWER SYSTEM ARCHITECTURE



SYNC MASTER=K17 MLB SYNC DATE=04/26/2011

Revision History		
PAGE TITLE	DRAWING NUMBER	SIZE
Apple Inc.	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	REVISION	BRANCH
	PAGE	3 OF 132
	SHEET	3 OF 105

8

7

6

5

4

3

2

1

PROTO2/EVT 11/11/10 rev3.0 for board 820-2914-05.brd release
 PROTO2/EVT 11/15/10 rev3.6 for board 820-2914-06.brd release
 PROTO2/EVT 11/19/10 rev3.7 for board 820-2914-07.brd release
 EVT 11/22/10 rev3.9 for board 820-2914-07.brd release

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

SYNC MASTER=k17_MLB		SYNC DATE=04/26/2010	
Revision History			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		4 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		4 OF 105	
IV ALL RIGHTS RESERVED			

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-1303	PCBA,MLB,K92	K92_COMMON,CPU:2_2GHZ,FB_1G_SAMSUNG,EEEE_DG5Y
639-1464	PCBA,MLB,CFG2,K92	K92_COMMON,CPU:2_2GHZ,FB_1G_HYNIX,VRAM_HYNIX,EEEE_DG60
639-1466	PCBA,MLB,CFG3,K92	K92_COMMON,CPU:2_3GHZ,FB_1G_SAMSUNG,EEEE_DG62
639-1465	PCBA,MLB,CFG4,K92	K92_COMMON,CPU:2_3GHZ,FB_1G_HYNIX,VRAM_HYNIX,EEEE_DG61
085-1898	K92 MLB DEVELOPMENT BOM	K92_DEVEL:ENG

K92 BOM GROUPS

BOM GROUP	BOM OPTIONS
K92_COMMON	ALTERNATE,COMMON,K92_COMMON1,K92_COMMON2,K92_PROGPARTS
K92_COMMON1	CPUMEM_S0,EXT_HP_AMP,SMC_DEBUG_YES,USBHUB_2514B
K92_COMMON2	GPUVID_1P11V,HUB1_2NONREM,HUB2_2NONREM,KB_BL,ENET:B0,T29BST:Y,T29:YES,T29_DP_HPD:ALL_OR
K92_DEVEL:ENG	SNB_CPT_XDP,DEBUG_ADC,LPCPLUS:YES,VREFMRGN,GMUX_3TAG_CONN,S0PGOOD_ISL,BMON:ENG,CPU1PPLE_ENG,IMVPSIS_ENG,SRVIC:MCU
K92_DEVEL:PVT	SNB_CPT_XDP,LPCPLUS:YES,VREFMRGN_NOT
K92_PROGPARTS	SMC_PROG:EVT,BOOTROM_PROG:EVT,ENETROM_PROG:B0_NOSD,TPAD_PROG:EVT,T29ROM:PROG,GMUX_PROG,T29MCU:PROG
K92_PVT	VREFMRGN_NOT,XDP,XDP_CPU_BPM,BMON:PROD
SNB_CPT_XDP	XDP,XDP_CONN,XDP_CPU_BPM,XDP_PCH

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG5Y]	CRITICAL	EEEE_DG5Y
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG60]	CRITICAL	EEEE_DG60
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG61]	CRITICAL	EEEE_DG61
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG62]	CRITICAL	EEEE_DG62

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4032	1	IC,CPU,SNB,EROM,FRQ,D2.2.2.45W,4+2.1.30,6M,BGA	U1000	CRITICAL	CPU:2_2GHZ
337S4033	1	IC,CPU,SNB,EROM,FRQ,D2.2.3.45W,4+2.1.30,6M,BGA	U1000	CRITICAL	CPU:2_3GHZ
337S4029	1	IC,PCW,CONDAMPPOINT,SLMRD,FRQ,MD92MM63	U1800	CRITICAL	
343S0534	1	IC,ASIC,GBIT,ETHERNETASD,CTRL8,686,QFN,8X8	U3900	CRITICAL	ENET:B0
343S0494	1	IC,ASIC,GBIT,ETHERNETASD,CTRL8,686,QFN,8X8	U3900	CRITICAL	ENET:A0
338S0753	1	IC,FW443-E,1394B,PHY/ONCI,LINK/PCI-E,12	U4100	CRITICAL	
333S0543	4	IC,SDRAM,GDDR5,32MX12.1.25GHZ,E-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB_512_SAMSUNG
333S0564	4	IC,SDRAM,GDDR5,32MX12.1.25GHZ,A-DIE1.35V	U8400,U8450,U8500,U8550	CRITICAL	FB_512_HYNIX
333S0571	4	IC,SDRAM,GDDR5,64MX12.3.6GBPS,C-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_SAMSUNG
333S0572	4	IC,SDRAM,GDDR5,64MX12.3.6GBPS,M-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_HYNIX
337S3936	1	IC,GPU,AMD,WHISTLER,962PCBGA,409M,ES	U8000	CRITICAL	
338S0945	1	Light Ridge_8 LMA7,PCBGA,15x15mm	U3600	CRITICAL	T29:YES
353S3055	1	IC,P13VEDP212,x2 DISPLAYPORT 2:1 MIX, QFN	U9390	CRITICAL	

Programmed Parts-All Builds

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0777	1	IC,EEPROM,SERIAL,8K,SOIC	U3690	CRITICAL	T29ROM:BLANK
341S2899	1	IC,T29 EEPROM,K92	U3690	CRITICAL	T29ROM:PROG
341S2384	1	IR,ENCORE II, C77C63833-LFMC	U4800	CRITICAL	
335S0724	1	IC,GPU ROM,K91/F,K92	U8701	CRITICAL	GPUROM:BLANK
341S2957	1	IC,GPU ROM,K91/F,K92	U8701	CRITICAL	GPUROM:PROG
336S0042	1	IC,PLD,LATTICE,LFXP2-SE-5,132 BALL,CSBGA	U9600	CRITICAL	GMUX:BLANK
341S2996	1	IC,GMUX,K92	U9600	CRITICAL	GMUX:PROG
337S3997	1	IC,MCU,32B,LPC1112A,16KB/2KB,RVQFP25	U9330	CRITICAL	T29MCU:BLANK
341S2939	1	IC,PROGRAMMED MCU,32B,LPC1112A,16KB/2KB,RVQFP25	U9330	CRITICAL	T29MCU:PROG

GPUROM will NOSUFFED @EVT

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
157S0058	157S0055		ALL	Delta alt to TDK Magnetics
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC
152S0915	152S0796		ALL	MAG LAYERS ALT TO CYNTEC
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA
516S0805	516S0806		ALL	FOXCONN ALT TO MOLEX
353S2805	353S2603		ALL	Fairchild 8' alt to 6' wafer
127S0111	127S0060		ALL	Rohm alt to Kemet
353S3085	353S1658		ALL	ST Micro alt to LT (U5850)
152S0905	152S1307		ALL	Cyntec (used on K901) as alt (L7630)
353S3055	353S3151		ALL	Pericom alt to NXP DP Mux (U9390)
376S0855	376S0613		ALL	radar851240 Toshiba FFT (Q3200, etc)
870-1939	870-1698		ALL	Silver alt to Gold tall page pins
870-2015	870-1699		ALL	Silver alt to Gold short page pins
376S0972	376S0612		ALL	add SMC part as 2nd source
138S0676	138S0691		ALL	add Murata part as 2nd source
128S0327	128S0264		ALL	add SMC part as 2nd source
376S0977	376S0859		ALL	add new part as 2nd source
138S0681	138S0638		ALL	add new part as 2nd source (Q3888,Q9430)

SMC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0895	1	IC,SMC,MSB/2117,9M01MM,TL0	U4900	CRITICAL	SMC:BLANK
341S2855	1	IC,SMC,DEVELOPMENT-PROTO,K92	U4900	CRITICAL	SMC_PROG:PROTO0
341S2855	1	IC,SMC,DEVELOPMENT-PROTO1,K92	U4900	CRITICAL	SMC_PROG:PROTO1
341S2995	1	IC,SMC,DEVELOPMENT-PROTO2,K92	U4900	CRITICAL	SMC_PROG:PROTO2
341S2862	1	IC,SMC,DEVELOPMENT-EVT,K92	U4900	CRITICAL	SMC_PROG:EVT
341S2865	1	IC,SMC,DEVELOPMENT-DVT,K92	U4900	CRITICAL	SMC_PROG:DVT
341S2868	1	IC,SMC,DEVELOPMENT-PVT,K92	U4900	CRITICAL	SMC_PROG:PVT

EFI

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0740	1	64 MBIT SPI SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM:BLANK
341S2893	1	IC,EFI,ROM,PROTO, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PROTO0
341S2934	1	IC,EFI,ROM,PROT01, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PROTO1
341S2991	1	IC,EFI,ROM,PROT01, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PROTO2
341S2894	1	IC,EFI,ROM,EVT, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:EVT
341S2895	1	IC,EFI,ROM,DVT, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:DVT
341S2896	1	IC,EFI,ROM,PVT, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PVT

Ethernet

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0539	1	IC,FLASH,SERIAL,SPI,1MBIT,2V7,8P,SOIC	U3990	CRITICAL	ENETROM:BLANK
341S2685	1	IC,ENET ROM,PROT01,K92	U3990	CRITICAL	ENETROM_PROG:A0_SD
341S3027	1	IC,ENET ROM, PROTO2, EVT,DVT,PVT,K92	U3990	CRITICAL	ENETROM_PROG:B0_NOSD

PSOC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S2902	1	IC,TP PSOC,PROTO,K90,K901,K91,K91F,K92	U5701	CRITICAL	TPAD_PROG:PROTO1
341S3024	1	IC,TP PSOC,PROTO2,K90,K901,K91,K91F,K92	U5701	CRITICAL	TPAD_PROG:PROTO2
341S3024	1	IC,TP PSOC,PROTO1,EVT,K90,K901,K91,K91F,K92	U5701	CRITICAL	TPAD_PROG:EVT
341S3024	1	IC,TP PSOC,PROTO1,DVT,K90,K901,K91,K91F,K92	U5701	CRITICAL	TPAD_PROG:DVT/PVT


SYNC MASTER=K17_MLB SYNC DATE=04/26/2011

PAGE TITLE: BOM Configuration

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 5 OF 132
 SHEET: 5 OF 105



NO_TEST=TRUE

Table of test points for NO_TEST=TRUE, including items like TP T29 D2R P<1..0>, TP T29 D2R N<1..0>, TP WS KBD1, TP WS KBD2, etc.

NO_TEST=TRUE

Table of test points for NO_TEST=TRUE, including items like TP DVECLK, TP TP DVECNTL<2..0>, TP TP DVECNTL M<1..0>, etc.

NC NO_TESTS

Table of test points for NC NO_TESTS, including items like NC CRT IG BLUE, NC CRT IG GREEN, NC CRT IG RED, etc.


NC NO_TESTS

Table of test points for NC NO_TESTS, including items like NC SMC FAN 3 TACH, NC SMC FAN 3 CTL, NC SMC FAN 2 TACH, etc.


POWER RAILS

Table of test points for POWER RAILS, including items like PM_SLP_S3_L, PPBUS_G3H, PP3V42_G3H, etc.


Functional / ICT Test header with Apple Inc. logo, drawing number, revision, and a notice of proprietary property.



SYNC MASTER=K17.MLB		SYNC DATE=04/26/2011	
Power Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
PAGE 11/11		BRANCH	
PAGE 8 OF 132		SHEET	7 OF 105



NOTE:
Intel is investigating processor driven VREFDQ generation.
This connection is to support the same.




FOR SANDYBRIDGE PROCESSOR


CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xxRESETB	0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (DEFAULT)	10 = 2 X8
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION	0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION	0 = LANES REVERSED

These can be Placed close to J2500 and Only for debug access

CPU DMI / PEG / FDI / RSVD	
Apple Inc.	DRAWING NUMBER D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	
REVISION	PAGE 10 OF 132
BRANCH	SHEET 9 OF 105




PAGE TITLE		CPU CLOCK/MISC/JTAG	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	11 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	10 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC DATE=04/26/2010

CPU DDR3 INTERFACES		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	12 OF 132
		SHEET	11 OF 105



PLACEMENT NOTE: Please place all sense line resistors on BOTTOM side.
 NOTE: Intel validation sense lines per doc 439028 rev1.0
 HR_PPDG sections 6.2.1 and 6.3.1.


SYNC MASTER=K91 MLB SYNC DATE=07/16/2010

CPU POWER

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 13 OF 132
 SHEET: 12 OF 105




PAGE TITLE		CPU POWER AND GND	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 105	
IV ALL RIGHTS RESERVED			

CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)
Apple Implementation: 4x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 16x 22uF 0603, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0603 (NOSTUFF)


PLACEMENT_NOTE (C1600-C1619):

Place on bottom side of U1000




PLACEMENT_NOTE (C1620-C1623):

Place near U1000 on bottom side




PLACEMENT_NOTE (C1624-C1625):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1640-C1645):

Place near inductors on bottom side.




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402


PLACEMENT_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):


Place near U1000 on bottom side




Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



CPU VCCPLL DECOUPLING



SYNC MASTER=K91 MLB SYNC DATE=07/21/2010


CPU DECOUPLING-I	
Apple Inc.	DRAWING NUMBER: D
NOTICE OF PROPRIETARY PROPERTY:	REVISION:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE: 16 OF 132
II NOT TO REPRODUCE OR COPY IT	SHEET: 14 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	IV ALL RIGHTS RESERVED

VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 6x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)
 Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1734-C1735):

Place near inductors on bottom side.




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING

Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402


PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000



SYNC MASTER=K91 MLB SYNC DATE=07/21/2010


CPU DECOUPLING-II		DRAWING NUMBER	D
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	17 OF 132
		SHEET	15 OF 105



SYNC MASTER=K91 MLB SYNC DATE=10/19/2010


PCH SATA/PCIE/CLK/LPC/SPI	
Apple Inc.	DRAWING NUMBER: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION
PAGE 18 OF 132	BRANCH
SHEET 16 OF 105	SIZE

UNUSED clock terminations for FCIM MODE




DRAWING NUMBER		SIZE
D		D
REVISION		BRANCH
PAGE		19 OF 132
SHEET		17 OF 105

PCH DMI/FDI/GRAPHICS
 Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




PAGE TITLE		SYNC MASTER=K91 MLB		SYNC DATE=10/20/2010	
PCH PCI / FLASHCACHE / USB					
Apple Inc.		DRAWING NUMBER	SIZE		
		REVISION	D		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		20 OF 132			
II NOT TO REPRODUCE OR COPY IT		SHEET			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		18 OF 105			
IV ALL RIGHTS RESERVED					




SYNC MASTER=K91 MLB SYNC DATE=10/20/2010

PCH MISC


Apple Inc.	DRAWING NUMBER D
REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
BRANCH	PAGE 21 OF 132
SHEET	SHEET 19 OF 105




PAGE TITLE		PCH POWER	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		22 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		20 OF 105	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K92 YUN SYNC DATE=05/20/2010


PCH GROUNDS	
 Apple Inc.	DRAWING NUMBER D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 23 OF 132	SHEET 21 OF 105




SYNC MASTER=K91 YUN SYNC DATE=08/06/2010

PCH DECOUPLING		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	24 OF 132
		SHEET	22 OF 105

PROCESSOR MINI XDP



PCH MINI XDP



DESIGN NOTE:
ODT AVAILABLE ON JTAG

PLACEMENT NOTE:
PLACE TDO TERM NEAR
SNB XDP CONN

PLACE_NEAR=J2500.52:2.54mm

PLACE_NEAR=U1000.H59:2.54mm

PLACE_NEAR=U1000.H63:2.54mm

PLACE_NEAR=R1841.1:2.54mm

PLACE_NEAR=R1840.1:2.54mm

PLACE_NEAR=U1000.G3:2.54mm

PLACE_NEAR=U1800.K5:2.54mm

PLACE_NEAR=U1800.H7:2.54mm

PLACE_NEAR=U1800.J3:2.54mm

PLACE_NEAR=U1800.P8:2.54mm

PLACE_NEAR=U1800.V10:2.54mm

PLACE_NEAR=U1800.M1:2.54mm


PLACE_NEAR=U1800.U2:2.54mm

PLACEMENT NOTE:
PLACE TCK/TDI/TMS/TRST*
TERM NEAR CPU

PLACEMENT NOTE:
PLACE TCK/TDI/TMS/TRST*
TERM NEAR PCH

SYNC MASTER=K91 MLB SYNC DATE=10/17/2010

CPU & PCH XDP		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			25 OF 132
		SHEET	23 OF 105



BOM GROUP		BOM OPTIONS	
HUB1_ALLREM		HUB1_NONREM0_0, HUB1_NONREM0_1	
HUB1_1NONREM		HUB1_NONREM0_0, HUB1_NONREM0_1	
HUB1_2NONREM		HUB1_NONREM1_1, HUB1_NONREM0_0	
HUB1_3NONREM		HUB1_NONREM1_1, HUB1_NONREM0_1	
HUB2_ALLREM		HUB2_NONREM1_0, HUB2_NONREM0_0	
HUB2_1NONREM		HUB2_NONREM1_0, HUB2_NONREM0_1	
HUB2_2NONREM		HUB2_NONREM1_1, HUB2_NONREM0_0	
HUB2_3NONREM		HUB2_NONREM1_1, HUB2_NONREM0_1	

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U2600, U2650	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U2600, U2650	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U2600, U2650	CRITICAL	USBHUB_2061

T29 unused USB port, only has pull up

IR Receiver

External B

External C

Bluetooth

Trackpad/Keyboard

External A

SD Card/Express Card

SYNC MASTER=K92 BEN SYNC DATE=06/29/2010

USB HUBS

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	26 OF 132
SHEET	24 OF 105


Platform Reset Connections

Unbuffered




Buffered


Note: Based on K91/K92 layout, ENET.AP and BKL.T are moved to Buffered reset.




Buffered CPU reset





PCH Reset Button



Ethernet WAKE# Isolation




ENET_MEDIA_SENSE ISOLATION CIRCUIT



System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
 VDDIO_25M_B: Ethernet power rail for XTAL circuit.
 VDDIO_25M_C: T29 power rail for XTAL circuit.
 NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.



PAGE TITLE		SYNC DATE=06/29/2010	
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	28 OF 132
		SHEET	25 OF 105


DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_A
 - =PP1V5_S3_MEM_A
 - =PP0V75_S0_MEM_VTT_A
 - =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_S0DIMM_SCL
 - =I2C_S0DIMM_SDA

BOM options provided by this page:
 (NONE)



"Factory" (top) slot

SYNC MASTER=K92_YUN		SYNC DATE=06/14/2010	
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 132
		SHEET	26 OF 105

	8	7	6	5	4	3	2	1
	CPU CHANNEL A DQS 0 -> DIMM A DQS 0				CPU CHANNEL B DQS 0 -> DIMM B DQS 0			
93 27 26 11	MEM A DQS N<0>	MEM A DQS N<0>	MEM B DQS N<0>	MEM B DQS N<0>				
93 11	MEM A DQS P<0>	MEM A DQS P<0>	MEM B DQS P<0>	MEM B DQS P<0>				
	CPU CHANNEL A DQS 1 -> DIMM A DQS 1				CPU CHANNEL B DQS 1 -> DIMM B DQS 1			
93 11	MEM A DQS N<1>	MEM A DQS N<1>	MEM B DQS N<1>	MEM B DQS N<1>				
93 11	MEM A DQS P<1>	MEM A DQS P<1>	MEM B DQS P<1>	MEM B DQS P<1>				
	CPU CHANNEL A DQS 2 -> DIMM A DQS 2				CPU CHANNEL B DQS 2 -> DIMM B DQS 2			
93 11	MEM A DQS N<2>	MEM A DQS N<2>	MEM B DQS N<2>	MEM B DQS N<2>				
93 11	MEM A DQS P<2>	MEM A DQS P<2>	MEM B DQS P<2>	MEM B DQS P<2>				
	CPU CHANNEL A DQS 3 -> DIMM A DQS 3				CPU CHANNEL B DQS 3 -> DIMM B DQS 3			
93 11	MEM A DQS N<3>	MEM A DQS N<3>	MEM B DQS N<3>	MEM B DQS N<3>				
93 11	MEM A DQS P<3>	MEM A DQS P<3>	MEM B DQS P<3>	MEM B DQS P<3>				
	CPU CHANNEL A DQS 4 -> DIMM A DQS 4				CPU CHANNEL B DQS 4 -> DIMM B DQS 4			
93 11	MEM A DQS N<4>	MEM A DQS N<4>	MEM B DQS N<4>	MEM B DQS N<4>				
93 11	MEM A DQS P<4>	MEM A DQS P<4>	MEM B DQS P<4>	MEM B DQS P<4>				
	CPU CHANNEL A DQS 5 -> DIMM A DQS 5				CPU CHANNEL B DQS 5 -> DIMM B DQS 5			
93 11	MEM A DQS N<5>	MEM A DQS N<5>	MEM B DQS N<5>	MEM B DQS N<5>				
93 11	MEM A DQS P<5>	MEM A DQS P<5>	MEM B DQS P<5>	MEM B DQS P<5>				
	CPU CHANNEL A DQS 6 -> DIMM A DQS 6				CPU CHANNEL B DQS 6 -> DIMM B DQS 6			
93 11	MEM A DQS N<6>	MEM A DQS N<6>	MEM B DQS N<6>	MEM B DQS N<6>				
93 11	MEM A DQS P<6>	MEM A DQS P<6>	MEM B DQS P<6>	MEM B DQS P<6>				
	CPU CHANNEL A DQS 7 -> DIMM A DQS 7				CPU CHANNEL B DQS 7 -> DIMM B DQS 7			
93 11	MEM A DQS N<7>	MEM A DQS N<7>	MEM B DQS N<7>	MEM B DQS N<7>				
93 11	MEM A DQS P<7>	MEM A DQS P<7>	MEM B DQS P<7>	MEM B DQS P<7>				
	CPU CHANNEL A DQS 8 -> DIMM A DQS 8				CPU CHANNEL B DQS 8 -> DIMM B DQS 8			
93 11	MEM A DQS N<8>	MEM A DQS N<8>	MEM B DQS N<8>	MEM B DQS N<8>				
93 11	MEM A DQS P<8>	MEM A DQS P<8>	MEM B DQS P<8>	MEM B DQS P<8>				

SYNC MASTER=K92 YIN		SYNC DATE=05/14/2011	
PAGE TITLE			
DDR3 Byte/Bit Swaps			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	30 OF 132
		SHEET	27 OF 105


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_B
 - =PP1V5_S3_MEM_B
 - =PP0V75_S0_MEM_VTT_B
 - =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_S0DIMM_SCL
 - =I2C_S0DIMM_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




"Expansion" (bottom) slot

SYNC_MASTER=K92_YUN		SYNC_DATE=06/14/2010	
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	31 OF 132
		SHEET	28 OF 105


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	1	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K17_MLB SYNC DATE=04/26/2011


CPU Memory S3 Support

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 32 OF 132
 SHEET: 29 OF 105

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3303,R3305		VREFMARGN_NOT
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3309,R3311		VREFMARGN_NOT

Page Notes

- Power aliases required by this page:
 - =PP3V3_S3_VREFMARGN
 - =PPVTT_S3_DDR_BUF
- Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA
- BOM options provided by this page:
 VREFMARGN - Stuffs VREF Margining Circuitry.
 VREFMARGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYNC MASTER=K91 YUN SYNC DATE=08/26/2010

PAGE TITLE: FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART V ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 33 OF 132
 SHEET: 30 OF 105



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 000H, 0201	L3470, L3471, L3473, L3474		

3V S3 WLAN FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)

AIRPORT

BLUETOOTH

Supervisor & CLKFREG # Isolation
Delay = 60 ms +/- 20%

518S0816
CRITICAL
J3402
CCR20-6K710S

ALS
CAMERA

SYNC MASTER=K91 MLB		SYNC DATE=10/21/2010	
X19/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			34 OF 132
		SHEET	31 OF 105

D

D

C


C

B


B

A


A




EXPRESSCARD/34 FLEX CONNECTOR




DETECT-CHANGED PCH GPIO LATCH CIRCUIT



DLY block is 20ms nominal
 When ENET_LOW_PWR deasserts, RST_OUT# deasserts for >80ms, then asserts for 10ms regardless of RST_IN# state. Otherwise RST_OUT# follows RST_IN#
 Must STUFF R3512 and NOSTUFF R3514 when R3511 is NOT STUFFED.
 R3514 and R3512 mutually exclusive to bypass reset logic



SYNC MASTER=K92.ERIC		SYNC DATE=07/27/2011	
PAGE TITLE			
ExpressCard Connector		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	35 OF 132
		SHEET	32 OF 105



PCIE T29 R2D C P<0>	C3600	10k 16V X5R 402	PCIE T29 R2D P<0>	V19	PER_0_P
PCIE T29 R2D C N<0>	C3601	10k 16V X5R 402	PCIE T29 R2D N<0>	T19	PER_0_N
PCIE T29 R2D C P<1>	C3602	10k 16V X5R 402	PCIE T29 R2D P<1>	P19	PER_1_P
PCIE T29 R2D C N<1>	C3603	10k 16V X5R 402	PCIE T29 R2D N<1>	M19	PER_1_N
PCIE T29 R2D C P<2>	C3604	10k 16V X5R 402	PCIE T29 R2D P<2>	K19	PER_2_P
PCIE T29 R2D C N<2>	C3605	10k 16V X5R 402	PCIE T29 R2D N<2>	H19	PER_2_N
PCIE T29 R2D C P<3>	C3606	10k 16V X5R 402	PCIE T29 R2D P<3>	F19	PER_3_P
PCIE T29 R2D C N<3>	C3607	10k 16V X5R 402	PCIE T29 R2D N<3>	D19	PER_3_N

TP T29 MONDC0	R3610	NO STUFF	T29 MONDC0	B21	MONDC0
TP T29 MONDC1	R3611	NO STUFF	T29 MONDC1	A20	MONDC1
TP T29 MONOBSP	C3615	10k 16V X5R 402	T29 MONOBSP	K17	MONOBSP
TP T29 MONOBSN	C3616	10k 16V X5R 402	T29 MONOBSN	M17	MONOBSN

T29 CLKREQ ISOL L	P3	PCIE_CLKREQ_0*
T29 GPIO<1>	M4	PCIE_CLKREQ_1*
T29 GPIO<2>	M5	PCIE_CLKREQ_2*
T29 RSVD	L4	PCIE_CLKREQ_3*
T29 SPI MOSI	P1	EE_DI
T29 SPI MISO	M1	EE_DO
T29 SPI CS L	N2	EE_CS*
T29 SPI CLK	L2	EE_CLK
T29 THERMD P	A2	THERM_DP
Use B1 GND ball for THERM_DN		
T29 TEST EN	E4	TEST_EN
TP T29 TEST POINT 0	P5	TEST_POINT_0
TP T29 TEST POINT 1	N6	TEST_POINT_1
TP T29 TEST POINT 2	M5	TEST_POINT_2
T29 TEST POINT 3	L6	TEST_POINT_3

DP T29SNK0 ML P<3>	AA4	DPSNK0_ML_LANE_3P
DP T29SNK0 ML N<3>	Y3	DPSNK0_ML_LANE_3N
DP T29SNK0 ML P<2>	AA6	DPSNK0_ML_LANE_2P
DP T29SNK0 ML N<2>	Y5	DPSNK0_ML_LANE_2N
DP T29SNK0 ML P<1>	AA8	DPSNK0_ML_LANE_1P
DP T29SNK0 ML N<1>	Y7	DPSNK0_ML_LANE_1N
DP T29SNK0 ML P<0>	AA10	DPSNK0_ML_LANE_0P
DP T29SNK0 ML N<0>	Y9	DPSNK0_ML_LANE_0N
DP T29SNK0 AUXCH P	V1	DPSNK0_AUX_CHP
DP T29SNK0 AUXCH N	W2	DPSNK0_AUX_CHN
DP T29SNK0 HPD	V5	DPSNK0_HOT_PLUG_DET
DP T29SNK1 ML P<3>	V9	DPSNK1_ML_LANE_3P
DP T29SNK1 ML N<3>	U8	DPSNK1_ML_LANE_3N
DP T29SNK1 ML P<2>	V11	DPSNK1_ML_LANE_2P
DP T29SNK1 ML N<2>	U10	DPSNK1_ML_LANE_2N
DP T29SNK1 ML P<1>	V13	DPSNK1_ML_LANE_1P
DP T29SNK1 ML N<1>	U12	DPSNK1_ML_LANE_1N
DP T29SNK1 ML P<0>	V15	DPSNK1_ML_LANE_0P
DP T29SNK1 ML N<0>	U14	DPSNK1_ML_LANE_0N
DP T29SNK1 AUXCH P	V7	DPSNK1_AUX_CHP
DP T29SNK1 AUXCH N	U6	DPSNK1_AUX_CHN
DP T29SNK1 HPD	U4	DPSNK1_HOT_PLUG_DET

T29 R2D C P<0>	A6	PRT0_T29T_P
T29 R2D C N<0>	A4	PRT0_T29T_N
T29 D2R P<0>	C4	PRT0_T29R_P
T29 D2R N<0>	C2	PRT0_T29R_N
T29 LSEO<0>	J6	T29_0_LSEO
T29 LSOE<0>	K5	T29_0_LSOE
T29 R2D C P<1>	A10	PRT1_T29T_P
T29 R2D C N<1>	A8	PRT1_T29T_N
T29 D2R P<1>	C8	PRT1_T29R_P
T29 D2R N<1>	C6	PRT1_T29R_N
T29 LSEO<1>	G6	T29_1_LSEO
T29 LSOE<1>	H5	T29_1_LSOE
I2C T29 SDA	F3	T29_SDA
I2C T29 SCL	F5	T29_SCL

PET_0_P	V21	PCIE T29 D2R C P<0>	C3640	10k 16V X5R 402	PCIE T29 D2R P<0>	D0U
PET_0_N	T21	PCIE T29 D2R C N<0>	C3641	10k 16V X5R 402	PCIE T29 D2R N<0>	D0N
PET_1_P	P21	PCIE T29 D2R C P<1>	C3642	10k 16V X5R 402	PCIE T29 D2R P<1>	D1U
PET_1_N	M21	PCIE T29 D2R C N<1>	C3643	10k 16V X5R 402	PCIE T29 D2R N<1>	D1N
PET_2_P	K21	PCIE T29 D2R C P<2>	C3644	10k 16V X5R 402	PCIE T29 D2R P<2>	D2U
PET_2_N	H21	PCIE T29 D2R C N<2>	C3645	10k 16V X5R 402	PCIE T29 D2R N<2>	D2N
PET_3_P	F21	PCIE T29 D2R C P<3>	C3646	10k 16V X5R 402	PCIE T29 D2R P<3>	D3U
PET_3_N	D21	PCIE T29 D2R C N<3>	C3647	10k 16V X5R 402	PCIE T29 D2R N<3>	D3N
WAKE#	F1	T29 PCIE WAKE L	R3651	10K	PP3V3 T29	7 16 19 25 33 34 35 88
PERST#	E6	T29 RESET L				
RSENSE	E14	T29 RSENSE				
RBIAS	E16	T29 RBIAS	R3655	1.0K		

PCIE_RST_0#	K1	TP T29 PCIE RESET0 L
PCIE_RST_1#	J2	TP T29 PCIE RESET1 L
PCIE_RST_2#	K3	TP T29 PCIE RESET2 L
PCIE_RST_3#	J4	TP T29 PCIE RESET3 L
TDI	T3	JTAG ISP TDI
TMS	R4	JTAG T29 TMS
TCK	R2	JTAG ISP TCK
TDO	T1	JTAG ISP TDO
REFCLK_100_IN_P	H17	PCIE CLK100M T29 P
REFCLK_100_IN_N	G16	PCIE CLK100M T29 N
XTAL_25_IN	P17	SYSCLK CLK25M T29 R
XTAL_25_OUT	L6	TP T29 XTAL25OUT
TMU_CLK_OUT	U2	T29 TMU CLK OUT
TMU_CLK_IN	E2	T29 TMU CLK IN

DPSRC0_ML_LANE_3P	AA18	TP DP T29SRC ML CP<3>
DPSRC0_ML_LANE_3N	Y17	TP DP T29SRC ML CN<3>
DPSRC0_ML_LANE_2P	AA16	TP DP T29SRC ML CP<2>
DPSRC0_ML_LANE_2N	Y15	TP DP T29SRC ML CN<2>
DPSRC0_ML_LANE_1P	AA14	TP DP T29SRC ML CP<1>
DPSRC0_ML_LANE_1N	Y13	TP DP T29SRC ML CN<1>
DPSRC0_ML_LANE_0P	AA12	TP DP T29SRC ML CP<0>
DPSRC0_ML_LANE_0N	Y11	TP DP T29SRC ML CN<0>
DPSRC0_AUX_CHP	W16	TP DP T29SRC AUXCH CP
DPSRC0_AUX_CHN	U16	TP DP T29SRC AUXCH CN
DPSRC0_HOT_PLUG_DET	V3	DP T29SRC HPD
DP_ATEST	Y19	T29 DP ATEST
DP_RES_0	Y21	
DP_RES_1	AA20	T29 DP RES

PRT2_T29T_P	A14	NC T29 R2D CP<2>
PRT2_T29T_N	A12	NC T29 R2D CN<2>
PRT2_T29R_P	C12	NC T29 D2RP<2>
PRT2_T29R_N	C10	NC T29 D2RN<2>
T29_2_LSEO	G4	T29 LSEO LSEO2
T29_2_LSOE	H3	T29 LSEO LSOE2
PRT3_T29T_P	A18	NC T29 R2D CP<3>
PRT3_T29T_N	A16	NC T29 R2D CN<3>
PRT3_T29R_P	C16	NC T29 D2RP<3>
PRT3_T29R_N	C14	NC T29 D2RN<3>
T29_3_LSEO	G2	T29 LSEO LSEO3
T29_3_LSOE	H1	T29 LSEO LSOE3

SYNC MASTER=T29 REF SYNC DATE=11/09/2010


T29 Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION: 1
 PAGE: 36 OF 132
 SHEET: 33 OF 105

NOTE: All unused LSEO/EO pairs should be aliased together. Other signals okay to float (TP/NC).



8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

SYNC MASTER=T29 REF		SYNC DATE=11/09/2010	
PAGE TITLE T29 Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	37 OF 132
		SHEET	34 OF 105


Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

8 7 6 5 4 3 2 1


Page Notes

- Power aliases required by this page:
 - =PPVIN_SW_T29BST (8-13V Boost Input)
 - =PP18V_T29_REG (18V Boost Output)
 - =PP3V3_T29_P3V3T29FET (3.3V FET Input)
 - =PP3V3_T29_FET (3.3V FET Output)
 - =PP3V3_S0_T29PWRCCTL
 - =PP1V05_T29_P1V05T29FET (1.05V FET Input)
 - =PP1V05_T29_FET (1.05V FET Output)
- Signal aliases required by this page:
 - =T29_CLKREQ_L
 - =T29_RESET_L
- BOM options provided by this page:
 T29BST:Y - Stuffs 18V boost circuitry.


T29 15V Boost Regulator




Supervisor & CLKREQ# Isolation



3.3V T29 Switch




1.05V T29 Switch



PAGE TITLE		SYNC DATE=11/09/2010	
T29 Power Support			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 132
		SHEET	35 OF 105


BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
 If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
 Special Star routing needed on these pins. Decoupling on Pg 37.



LR_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O. Connect only to U3900 pin 20.

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.
 NOTE: ENETM requires SI pull-down instead of SO.

BCM57765 supports both active-levels for WP.

SR_DISABLE must be pulled down to use internal SR. IPD has a race condition.

ETHERNET PHY (CAESAR IV)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

SYNC MASTER=K92.ERIC SYNC DATE=10/19/2010


DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 39 OF 132
 SHEET: 36 OF 105

Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PAGE TITLE		SYNC DATE=08/24/2010	
Ethernet Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	40 OF 132
		SHEET	37 OF 105



SYNC MASTER=K91 MLB		SYNC DATE=10/20/2010	
PAGE TITLE FireWire LLC/PHY (FW643)			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 41 OF 132	SHEET 38 OF 105


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (FW VP FET Input)
 - =PPBUS_FW_FET (FW VP FET Output)
 - =PP3V3_FW_P3V3FWFET (3.3V FET Input)
 - =PP3V3_FW_FET (3.3V FET Output)
 - =PP3V3_FW_FWPHY (PHY 3.3V Power)
 - =PP3V3_S0_FWLATEVG
 - =PP3V3_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_FW_P1V05FWFET (1.0V FET Input)
 - =PP1V0_FW_FET_R (1.0V FET Output)
 - =PP1V0_FW_FWPHY (PHY 1.0V)


Signal aliases required by this page:
 - =FW_CLKREQ_L
 - =FW_PME_L

BOM options provided by this page:
 (NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair. Host can detect as load on TPBIAS signal. Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support


When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.



3.3V FW Switch



1.0V FW Switch



SYNC MASTER=K91 MLB SYNC DATE=10/20/2010

FireWire Port & PHY Power

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
PAGE	42 OF 132
SHEET	39 OF 105

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33. FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY



Cable Power

CRITICAL L4310 FERR-250-OHM Note: Trace PPVP_FW_PORT1 must handle up to 5A




AREF needs to be isolated from all local grounds per 1394b spec
 When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)
 BREF should be hard-connected to logic ground for speed signaling and connection


PAGE TITLE		SYNC MASTER=K91 MLB		SYNC DATE=07/22/2010	
FireWire Connector			DRAWING NUMBER	D	
Apple Inc.			REVISION		
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE	43 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET	40 OF 105	
III NOT TO REPRODUCE OR COPY IT					
IV ALL RIGHTS RESERVED					

ODD Power Control

NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.




SATA ODD Port



Internally PD ~150K
Write: 0xB6 Read: 0xB7

ADDR1	ADDR0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9

SATA HDD Port



SYNC MASTER=K92 ERIC SYNC DATE=11/08/2011


SATA Connectors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER	SIZE
REVISION	
BRANCH	
PAGE	45 OF 132
SHEET	41 OF 105

USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

Left USB Port A




We can add protection to 5V if we want, but leaving NC for now
Place L4605 and L4615 at connector pin

USB/SMC Debug Mux



Left USB Port B



SYNC MASTER=K92.ERIC		SYNC DATE=08/24/2010	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

D

D

C

C

B


B

A

A

USB Port Power Switch


LEFT USB PORT C



Current limit (R4700): 2.19A min / 2.76A max

SYNC MASTER=K92.ERIC		SYNC DATE=07/22/2010	
PROJECT SPECIFIC CONNS			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	47 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	43 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




8 7 6 5 4 3 2 1




SYNC MASTER=k17 MLB SYNC DATE=04/26/2010

Front Flex Support		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	48 OF 132
		SHEET	44 OF 105

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




PAGE TITLE		SYNC DATE=07/12/2010	
SMC		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	49 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




SMC Crystal Circuit




System (Sleep) LED Circuit




SMC FSB to 3.3V Level Shifting



44	45	6	NC SMC FAN 2 CTL	=	NC SMC FAN 2 CTL	45	46
44	45	6	NC SMC FAN 2 TACH	=	NC SMC FAN 2 TACH	45	46
44	45	6	NC SMC FAN 3 CTL	=	NC SMC FAN 3 CTL	45	46
44	45	6	NC SMC FAN 3 TACH	=	NC SMC FAN 3 TACH	45	46
44	45	6	SMC BC ACOK	=	SMC BC ACOK	45	46
44	45	6	SMS INT L	=	SMS INT L	45	46
44	45	6	SMC CPU VSENSE	=	SMC CPU VSENSE	45	46
44	45	6	SMC CPU ISENSE	=	SMC CPU ISENSE	45	46
44	45	6	SMC GPU VSENSE	=	SMC GPU VSENSE	45	46
44	45	6	SMC GPU ISENSE	=	SMC GPU ISENSE	45	46
44	45	6	SMC GFX VSENSE	=	SMC GFX VSENSE	45	46
44	45	6	SMC GFX ISENSE	=	SMC GFX ISENSE	45	46
44	45	6	SMC P1V5S3 ISENSE	=	SMC P1V5S3 ISENSE	45	46
44	45	6	SMC CPUVCCIO ISENSE	=	SMC CPUVCCIO ISENSE	45	46
44	45	6	SMC SA ISENSE	=	SMC SA ISENSE	45	46
44	45	6	SMC DCIN VSENSE	=	SMC DCIN VSENSE	45	46
44	45	6	SMC DCIN ISENSE	=	SMC DCIN ISENSE	45	46
44	45	6	SMC PBUS VSENSE	=	SMC PBUS VSENSE	45	46
44	45	6	SMC BMON ISENSE	=	SMC BMON ISENSE	45	46
44	45	6	SMC CPU HI ISENSE	=	SMC CPU HI ISENSE	45	46
44	45	6	SMC GPU HI ISENSE	=	SMC GPU HI ISENSE	45	46
44	45	6	SMC OTHER HI ISENSE	=	SMC OTHER HI ISENSE	45	46
44	45	6	TP SMC P10	=	TP SMC P10	45	46
44	45	6	TP SMC P20	=	TP SMC P20	45	46
44	45	6	TP SMC P24	=	TP SMC P24	45	46
44	45	6	SMC BMON MUX SEL	=	SMC BMON MUX SEL	45	46
44	45	6	TP SMC P41	=	TP SMC P41	45	46
44	45	6	TP SMC P43	=	TP SMC P43	45	46
44	45	6	TP SMC PF5	=	TP SMC PF5	45	46
44	45	6	TP SMC RSTGATE L	=	TP SMC RSTGATE L	45	46




BATLOW# Isolation




53	46	45	SMC ONOFF L	R5070	10K	1	2	5%	1/20W	MF	201
45	46	45	G3 POWERON L	R5072	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC LID	R5071	100K	1	2	5%	1/20W	MF	201
45	46	45	SMC TX L	R5073	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC RX L	R5074	100K	1	2	5%	1/20W	MF	201
45	46	45	SMC TMS	R5077	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC TDO	R5078	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC TDI	R5079	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC TCK	R5080	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC BIL BUTTON L	R5081	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC BC ACOK	R5087	470K	1	2	5%	1/20W	MF	201
45	46	45	SMS INT L	R5093	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC PA0 PU	R5091	100K	1	2	5%	1/20W	MF	201
45	46	45	SMC ADAPTER EN	R5085	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC CASE OPEN	R5086	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC PB4	R5088	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC S4 WAKESRC EN	R5090	100K	1	2	5%	1/20W	MF	201
45	46	45	SMC WLAN	R5089	10K	1	2	5%	1/20W	MF	201
45	46	45	SMC RUNTIME SCI L	R5094	100K	1	2	5%	1/20W	MF	201


PAGE TITLE		SYNC DATE=07/12/2010	
SMC Support		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
		50 OF 132	SHEET
		46 OF 105	


LPC+SPI Connector



SPI Bus Series Termination



SYNC MASTER=K91 YUN		SYNC DATE=09/23/2010	
LPC+SPI Debug Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	51 OF 132
		SHEET	47 OF 105



SYNC MASTER=K17_MLB SYNC DATE=04/26/2011

K92 SMBus Connections

Apple Inc.

DRAWING NUMBER: D












REVISION:

BRANCH:

PAGE: 52 OF 132


SHEET: 48 OF 105

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




8 7 6 5 4 3 2 1


PBUS Voltage Sense Enable & Filter




GPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




CPU 1.05V VCCIO Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU SA Current Sense / Filter




AXG Vcore Voltage Sense / Filter



GPU Vcore Voltage Sense / Filter




DDR3 1.5V S3 Current Sense / Filter




SYNC MASTER=K92_DINESH		SYNC DATE=09/24/2010	
Voltage & Load Side Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	53 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Rsense value and INA gain need to be scrubbed!!
COMPUTING High Side Current Sense / Filter




GRAPHICS High Side Current Sense / Filter




OTHER High Side Current Sense / Filter




CHARGER BMON High Side (BATTERY DISCHARGE) Current Sense, MUX & Filter




DC-IN (AMON) Current Sense Filter



CPU VCore Load Side Current Sense / Filter




GFX/IG VCore Load Side Current Sense / Filter




SYNC MASTER=K92_DINESH		SYNC DATE=10/29/2010	
High Side and CPU/AXG Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	50 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


GPU Proximity/GPU Die/Left Heat Pipe/Right Fin Stack




CPU Proximity/CPU Die/PCH Proximity/LVDS Connector Proximity



T29 Proximity




SYNC MASTER=K92 DINESH		SYNC DATE=09/24/2010	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	51 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=k17_MLB		SYNC DATE=04/26/2011	
PAGE TITLE Fan Connectors			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	56 OF 132
		SHEET	52 OF 105

PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




TPAD Buttons Disable




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	14MA (MAX)			0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector



SMC Manual Reset & Isolation


Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with PSOC power to isolate when PSOC is not powered.




PAGE TITLE		SYNC DATE=10/11/2010	
WELLSPRING 1		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		57 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 105	
IV ALL RIGHTS RESERVED			

BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




Keyboard Backlight Driver & Detection



To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
 If LOW, keyboard backlight present
 If HIGH, keyboard backlight not present
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.

Keyboard Backlight Connector



SYNC MASTER=K92.ERIC		SYNC DATE=07/27/2010	
PAGE TITLE WELLSPRING 2			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	58 OF 132
		SHEET	54 OF 105

D

D

C


C

B

B


A

A



PLACEMENT_NOTE=See schematic for orientation.


Desired orientation when placed on board bottom-side (view thru top):



Circle indicates pin 1 location when placed in correct orientation


SMS_ADDR_SELECT=0 Addr: 0x30(Wr)/0x31(Rd)
 SMS_ADDR_SELECT=1 Addr: 0x32(Wr)/0x33(Rd)
 NOTE: SDA and SCL have internal pull-ups to VDD_IO.

SYNC MASTER=K92 DINESH		SYNC DATE=06/02/2010	
PAGE TITLE Digital Accelerometer			
DRAWING NUMBER D		SIZE D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 59 OF 132		SHEET 55 OF 105	




SYNC_MASTER=K92_BEN		SYNC_DATE=05/27/2010	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 132
		SHEET	56 OF 105

AUDIO CODEC
APPLE P/N 353S3199



AUDIO 4.5V REGULATOR
APPLE P/N 353S2234




DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS


PAGE TITLE		SYNC DATE=07/30/2010	
AUDIO: CODEC		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	62 OF 132
		SHEET	57 OF 105

8 7 6 5 4 3 2 1

CODEC Nom SE RIN = 20K OHMS
 FC = 5 HZ Max
 VIN = 2VRMS CODEC VIN = 1.14 VRMS
 NET RIN = 18K OHMS



SE-TO-DIFF CONVERTER




PAGE TITLE		SYNC MASTER=K92_AUDIO		SYNC DATE=06/16/2010	
AUDIO: LINE IN				DRAWING NUMBER	SIZE
Apple Inc.				REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				BRANCH	
				PAGE	63 OF 132
				SHEET	58 OF 105


8 7 6 5 4 3 2 1

HEADPHONE AMPLIFIER (AK4201)

APN: 353S2347
VOLTAGE GAIN: 1.53




1ST ORDER DAC FILTER LP: 42.10 KHZ



SYNC MASTER=K92_KAVITHA		SYNC DATE=10/22/2010	
AUDIO: HEADPHONE OUT			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	65 OF 132
		SHEET	59 OF 105


5X MONO SPEAKER AMPLIFIERS (SSM2375)
 APN: 353S2958
 GAIN = +3 DB (BR, FL, FR, LFE), +9 DB (BL)
 FC (SPEAKERS BL/BR) = ~737 HZ
 FC (SPEAKERS FL/FR/LFE) = ~90 HZ



PAGE TITLE		DRAWING NUMBER	
AUDIO: SPEAKER AMP		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		66 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		60 OF 105	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTORS: single anlg mic + 1 dig mic



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
377S0112	1	EMC suppressor	DX6706		

AUDIO JACK 2 LINE IN JACK, SPDIF RX



SYNC MASTER=K92_KAVITHA SYNC DATE=11/02/2010

AUDIO: JACKS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 67 OF 132
 SHEET: 61 OF 105







"MIKEY" / EXTERNAL MICROPHONE
APN 353S2640

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	MAC OS SHDN	WIN SHDN	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	N/A	0X09 (A)
SPEAKERS BL/BR	0X02 (2)	0X02 (2)	0X09 (9,V23)	GPIO_2	N/A	N/A
SPEAKERS FL/FR	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_2	GPIO_3	N/A
SPEAKER LFE	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0x10 (16)	N/A	N/A	0X0D (B)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X12 (12,C)	N/A	0X12 (C)
SPDIF IN	0X07 (7)	0x0F (15)	N/A	N/A
INTERNAL MIC	0X06 (6)	0X0D (13,B,RIGHT)	MICBIAS (80%)	N/A
EXTERNAL MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY



SYNC MASTER=K92_KAVITHA SYNC DATE=11/22/2010


AUDIO: JACK TRANSLATORS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER	SIZE
68 OF 132	D
PAGE	SHEET
68 OF 132	62 OF 105

MagSafe DC Power Jack




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator




BATTERY CONNECTOR



BIL Connector



SYNC MASTER=K92 CHANG		SYNC DATE=06/28/2011	
PAGE TITLE: DC-In & Battery Connectors			
DRAWING NUMBER: D		SIZE: D	
REVISION:		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 69 OF 132		SHEET: 63 OF 105	



ACIN pin threshold is 3.2V, +/- 50mV
 Divider sets ACIN threshold at 13.55V
 Input impedance of ~40K meets sparkarchitecture requirements


30mA max load
 PP5V1 CHGR VDDP
 MIN LINE WIDTH=0.1 mm
 MIN NECK WIDTH=0.1 mm
 VOLTAGE=5.1V

Max Current = 8A
 (L7030 limit)
 f = 400 kHz

TO SYSTEM

TO/FROM BATTERY

SYNC MASTER=K91_CHANG		SYNC DATE=07/21/2010	
PAGE TITLE PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			70 OF 132
		SHEET	64 OF 105



70 69 68 67 50 7 PPVIN_S5_HS_COMPUTING_ISNS
 104 87 73 70 69 68 54 52 47 41 22 8 7 6 PP5V_S0

PLACE_NEAR=Q7100.2:1.5mm

PP5V_S0_VCCSAS0_VCC
 MIN_LINE_WIDTH=0.6 mm
 MIN_NECK_WIDTH=0.2 mm
 VOLTAGE=5V

VCCSAS0_BOOT_RC
 MIN_LINE_WIDTH=0.3 mm
 MIN_NECK_WIDTH=0.2 mm
 D1D1=TRUE

VCCSAS0_VBST
 MIN_LINE_WIDTH=0.3 mm
 MIN_NECK_WIDTH=0.2 mm
 D1D1=TRUE

VCCSAS0_DRVH
 MIN_LINE_WIDTH=0.6 mm
 MIN_NECK_WIDTH=0.2 mm
 GATE_NODE=TRUE
 D1D1=TRUE

VCCSAS0_LL
 MIN_LINE_WIDTH=0.6 mm
 MIN_NECK_WIDTH=0.2 mm
 SWITCH_NODE=TRUE
 GATE_NODE=TRUE
 D1D1=TRUE

VCCSAS0_DRVL
 MIN_LINE_WIDTH=0.6 mm
 MIN_NECK_WIDTH=0.2 mm
 GATE_NODE=TRUE
 D1D1=TRUE

CRITICAL Q7100
 SIZ700DT
 POWERPAIR-6X3.7
 L7100
 1.00H-7.7A

CRITICAL R7140
 0.001

PPVCCSA_S0_CPU
 7 12 15
 6A Max Output
 f = 300 kHz

C7103 1
 0.022UF
 10%
 CERM-X5R
 402

C7105 1
 1000PF
 5%
 NP0-COG
 402

R7147 1
 113K
 1%
 1/16W
 MF-LP
 2 402

R7148 1
 140K
 1%
 1/16W
 MF-LP
 2 402

R7149 1
 47.5K
 1%
 1/16W
 MF-LP
 2 402

C7102 1
 2.2UF
 10%
 X5R
 603

R7103 1
 5%
 1/16W
 MF-LP
 402

R7141 1
 1K
 1%
 1/16W
 MF-LP
 402

C7140 1
 1000PF
 5%
 NP0-COG
 402

OCV = R7141 x 8.5uA / R7140
 OCV = 8.5A

PLACE_NEAR=U7100.3:1mm

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3074	1	IC:ISL95870A,PWM,2BIT-VID,3MOT-SNSE,20P	U7100	CRITICAL	


SYNC MASTER=K91_CHANG SYNC DATE=07/21/2010

System Agent Supply


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 71 OF 132
 SHEET: 65 OF 105



SYNC MASTER=K92.ERIC		SYNC DATE=08/30/2010	
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	72 OF 132
		SHEET	66 OF 105




SYNC MASTER=K91 CHANG		SYNC DATE=07/21/2011	
PAGE TITLE			
1.5V DDR3 Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		73 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		67 OF 105	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K92 ERIC		SYNC DATE=11/09/2011	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
74 OF 132		68 OF 105	


PHASE 1





PHASE 2



PHASE 3




PP5V S0




Additional Input Bulk Caps

AXG PHASE




SYNC MASTER=K92 ERIC SYNC DATE=09/27/2011
PAGE TITLE
CPU IMVP7 & AXG VCore Output
DRAWING NUMBER SIZE
Apple Inc. D
REVISION
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
BRANCH
PAGE
75 OF 132
SHEET
69 OF 105

CPU VCCIO (1.05V S0) Regulator




SYNC MASTER=K92.ERIC		SYNC DATE=09/23/2011	
PAGE TITLE			
CPU VCCIO (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.8V S0 Regulator




1.05V S5 LDO


Cougar Point-M requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.5V S0 Regulator




CAESAR IV 1.2V INT.VR CMPTS



1.2V S0 (GMUX) Regulator



PAGE TITLE		SYNC DATE=07/21/2010	
Misc Power Supplies		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



3.3V Standby(S4) FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	5 mA ?(EDP)

3.3V S3 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

1.8V GPU FET

MOSFET	NCP4543
CHANNEL	N-TYPE
RDS(ON)	18 mOhm @4.5V
LOADING	2.4A (EDP)

5V_SUS FET input filter

3.3V_SUS FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V_SUS FET

MOSFET	SiA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

3.3V S0 GPU FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.11A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	8 A (EDP)

U7880 default Turn on delay EN--> on is 200-650us.

SYNC MASTER=K91 MLB SYNC DATE=10/18/2010

Power FETs

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
PAGE	78 OF 132
SHEET	72 OF 105


S5 Rail Enables & PGOOD

State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	0	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0


3.3V, 5V S3 ENABLE




3.3V/5.0V S4 ENABLE




3.3V/5.0V Sus ENABLE




CPUVCORE ENABLE




S0 Rail PGOOD (BJT Version)




3.3V SUS Detect




S0 Rail PGOOD Circuitry



S0 ENABLE



ENET Enable Generation



SYNC MASTER=K92_YUAN SYNC DATE=07/22/2010

Power Control 1/ENABLE

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 79 OF 132
SHEET: 73 OF 105

Page Notes

Power aliases required by this page:
 - =PP1V2_GPU_PEX_PL1XVDD
 - =PP1V2_GPU_PEX_IOVDDDD
 - =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SYNC MASTER=K91 MLB		SYNC DATE=10/19/2010	
PAGE TITLE Whistler PCI-E			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 80 OF 132	SHEET 74 OF 105

Power aliases required by this page:


- PFCORE_GPU
- PFCORE_GPU_FB_VDDR1
- PFCORE_GPU_VDD_CT
- PFCORE_GPU_PLL
- PFCORE_GPU_VDDR3
- PFCORE_GPU_VDDR4
- PFCORE_GPU_MEM_PLL
- PFCORE_GPU_VDDR1
- PFCORE_GPU_VDDR2
- PFCORE_GPU_VDDR3
- PFCORE_GPU_VDDR4

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



SYNC MASTER=K92_BEN SYNC DATE=06/03/2010

Whistler CORE/FB POWER

Apple Inc.



NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 81 OF 132
 SHEET: 75 OF 105

Power aliases required by this page:
 - PPIV5R1V35_FB_CAL
 - PPIV5R1V35_FB_REF

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SYNC MASTER=K18 MLB SYNC DATE=04/27/2010

Whistler FRAME BUFFER I/F

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED


DRAWING NUMBER: [] SIZE: D
 REVISION: []
 BRANCH: []
 PAGE: 82 OF 132
 SHEET: 76 OF 105

Page Notes

Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:




U8400
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(1 OF 2)
OMIT




U8450
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(1 OF 2)
OMIT







U8400
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(2 OF 2)
OMIT



U8450
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(2 OF 2)
OMIT



Apple logo and text: GDDR5 Frame Buffer A, Apple Inc., NOTICE OF PROPRIETARY PROPERTY, DRAWING NUMBER D, 84 OF 132, 77 OF 105

Page Notes


Power aliases required by this page:
- PPIV5R1V35_GPU_FB_VDD
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

U8500
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(1 OF 2)
OMIT

U8550
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(1 OF 2)
OMIT




U8500
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(2 OF 2)
OMIT

U8550
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C

(2 OF 2)
OMIT



Metadata and legal information block including:
- SYNC MASTER=K91 YUN, SYNC DATE=08/23/2010
- GDDR5 Frame Buffer B
- Apple Inc. logo
- DRAWING NUMBER: D
- REVISION:
- NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED
- PAGE: 85 OF 132
- SHEET: 78 OF 105

Page Notes

Power aliases required by this page:

- =PP3V3_GPU_I2C
- =PP1V8_GPU_VREFG
- =PP1V8_GPU_DPLL
- =PP1V0_GPU_DPLL
- =PP1V0_GPU_TS

Signal aliases required by this page:

(NONE)

NCM options provided by this page:




(NONE)

NOTE:

AMD STRAPS FOR IDENTIFYING VRAM VENDOR & SIZE FOR WHISTLER

K92 Samsung 1G - NOSTUFF R8613, NOSTUFF R8612, STUFF R8611

K92 Hynix 1G - STUFF R8613, NOSTUFF R8612, STUFF R8611



SYNC MASTER=K92_SUMA SYNC DATE=10/21/2010

Whistler LVDS/DP/GPIO

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


DRAWING NUMBER: D

REVISION:

BRANCH:

PAGE: 86 OF 132

SHEET: 79 OF 105



Power aliases required by this page:



- PPIV8_GPU_DP_AB
- PPIV8_GPU_DP_CD
- PPIV8_GPU_DP_EF
- PPIV0_GPU_DP_AB
- PPIV0_GPU_DP_CD
- PPIV0_GPU_DP_EF

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



SYNC MASTER=K92_BEN SYNC DATE=06/01/2010

Whistler DP PWR/GNDs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED


DRAWING NUMBER: D

REVISION:

PAGE: 88 OF 132

SHEET: 81 OF 105

GPU VCore Regulator



GPU VCore Setpoints

VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

GPU VCore Setpoints not up-to-date!

K92 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID1P11V	GPUVID4_0, GPUVID3_0, GPUVID2_1, GPUVID1_1, GPUVID0_1


SYNC MASTER=K91 CHANG SYNC DATE=07/21/2010

GPU (Whistler) CORE SUPPLY

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 89 OF 132
 SHEET: 82 OF 105




SYNC MASTER=K17_MLB		SYNC DATE=04/26/2011	
PAGE TITLE			
LVDS Display Connector			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		90 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		83 OF 105	

LVDS Transmitter Termination


All emulated LVDS outputs require this termination



DP AUX, DDC, & HPD muxing to IG/EG



LVDS DDC MUX



SYNC MASTER=K92 YUN		SYNC DATE=06/25/2010	
Muxed Graphics Support			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	92 OF 132
		SHEET	84 OF 105

T29 A High-Speed Signals


T29 signals are P/N-swapped after AC caps to improve layout. (All 4 L's)

DP A Super-Driver


PS8301 I2C Addresses:

A1	A0	Addr (W/R)
0	0	0x96/0x97
0	1	0xB6/0xB7
1	0	0x94/0x95
1	1	0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.




Port A MCU



DP/T29 A Low-Speed MUX

Must be 3.3V DP A port power




Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100 ohm pull-downs would defeat DP Sink's detection of DP source.

SYNC MASTER=K91 MLB		SYNC DATE=10/22/2010	
DisplayPort/T29 A MUXing			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	93 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	85 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

Port A HV Power Switch

	Nominal	Min	Max
IFLT	885mA	876mA	894mA (*)
ILIM	935mA	925mA	944mA (*)
TFLT	18.3ms	13.4ms	26.7ms
TSD	470ms	235ms	724ms




IFLT = 200k / RFLT = 885mA
 ILIM = 201k / RLIM = 935mA
 TFLT = CCT * 38900
 TSD = CCT * 100000

Bleeder Resistor
 2.5V / 249 ohm = 10mA
 P = ~27mW

Note: Bleeder active when DPAPRSW_HV_DET is HIGH and T29_A_HV_EN is LOW.

3.3V/HV Power MUX




SI8409DB:
 Vds (max): -30V
 Vgs (max): +/-12V
 Vgs (th): -1.4V
 Rds (on): 65mOhm @ 2.5V Vgs
 Id (max): 3.7A @ 70C

Blocking FET, off when Source >3.4V or HV_EN high.

3.3V Always

ZXRE060A REF range: 0.595-0.605V (0.600V nominal)
 Circuit threshold range: 3.363-3.439V (3.395V nominal)

Port A 3.3V Power Switch



DP_PWR must be S4/S5 to support wake from T29 devices.

3.3V Always

DPAPRSW_P3V3_ON


DPAPRSW_HV_DET

DPAPRSW_NPN_E

DPAPRSW_FB_DIV

DisplayPort/T29 A Connector


Circuit threshold range: 2.877-2.941V (2.903V nominal)



DP Source must pull down HPD input with greater than or equal to 100K (DpV1.1a).

Sink HPD range:
 High: 2.0 - 5.0V
 Low: 0 - 0.8V


SYNC MASTER=K91 MLB		SYNC DATE=10/22/2010	
DisplayPort/T29 A Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		94 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		86 OF 105	



SYNC MASTER=K91 CHANG		SYNC DATE=07/21/2010	
PAGE TITLE 1V0 GPU / 1V5 FB Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	95 OF 132
		SHEET	87 OF 105

GMUX CPLD

LVDS Receiver Termination



Signal	Resistor	Value	Notes
LVDS IG A CLK P	R9650	100 Ω	PLACE NEAR=U9600 G1:5mm
LVDS IG A DATA P<0>	R9651	100 Ω	PLACE NEAR=U9600 F1:5mm
LVDS IG A DATA P<1>	R9652	100 Ω	PLACE NEAR=U9600 F3:5mm
LVDS IG A DATA P<2>	R9653	100 Ω	PLACE NEAR=U9600 G1:5mm
LVDS IG B DATA P<0>	R9654	100 Ω	PLACE NEAR=U9600 G2:5mm
LVDS IG B DATA P<1>	R9655	100 Ω	PLACE NEAR=U9600 G3:5mm
LVDS IG B DATA P<2>	R9656	100 Ω	PLACE NEAR=U9600 B2:5mm
LVDS EG A CLK P	R9660	100 Ω	PLACE NEAR=U9600 T1:5mm
LVDS EG A DATA P<0>	R9661	100 Ω	PLACE NEAR=U9600 D1:5mm
LVDS EG A DATA P<1>	R9662	100 Ω	PLACE NEAR=U9600 F1:5mm
LVDS EG A DATA P<2>	R9663	100 Ω	PLACE NEAR=U9600 F3:5mm
LVDS EG B DATA P<0>	R9664	100 Ω	PLACE NEAR=U9600 G1:5mm
LVDS EG B DATA P<1>	R9665	100 Ω	PLACE NEAR=U9600 G3:5mm
LVDS EG B DATA P<2>	R9666	100 Ω	PLACE NEAR=U9600 B2:5mm

Required Pullups

Signal	Resistor	Value	Notes
EG PWRSEQ EN	R9684	1K	5% 1/20W MF 201
JTAG GMUX TDI	R9685	10K	5% 1/20W MF 201
JTAG GMUX TDO	R9686	10K	5% 1/20W MF 201
GMUX DEBUG RESET L	R9680	1K	5% 1/20W MF 201

Required Pulldowns

Signal	Resistor	Value	Notes
DP MUX SEL EG	R9681	10K	5% 1/20W MF 201
LVDS DDC SEL IG	R9682	10K	5% 1/20W MF 201
LVDS DDC SEL EG	R9683	10K	5% 1/20W MF 201
EG RESET L	R9691	100K	5% 1/20W MF 201
LCD BKLT PWM	R9693	100K	5% 1/20W MF 201

(Use open-drain PGOOD output to hold off the start of the GPU PWRSEQ until the PGOOD rail's source is valid)

SYNC MASTER=K92_YUAN SYNC DATE=07/28/2010

Graphics MUX (GMUX)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 96 OF 132
SHEET: 88 OF 105

8 7 6 5 4 3 2 1

D

C

B

A

D

C

B

A

*L9710, D9701, C9715-C9719 SHOULD ALL BE PLACED NEAR EACH OTHER.
*PPVOUT_S0_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
* LVDS_IG_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

PPBUS_S0_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE

PLACE_NEAR=D9710.2:3MM

C9715, C9716 SHOULD BE PLACED IN T-BONE. SAME FOR C9718,C9719
C9715, C9716 SHOULD BE PLACED ON TOP SIDE. PLACE C9718,C9719 ON BOTTOM SIDE


0.020 Ohm is place holder for 0.025 Ohm in 0612 package

CRITICAL
OMIT
R9700
0.020

CRITICAL
L9710
33UH-1.8A-110MOHM



CRITICAL
D9701
POWERDI-123

CRITICAL C9715 2.2UF
CRITICAL C9716 2.2UF
CRITICAL C9718 2.2UF
CRITICAL C9719 2.2UF
C9717 1000PF



CRITICAL C9713 0.1UF
CRITICAL C9714 0.01UF
CRITICAL C9710 1UF
CRITICAL C9711 0.1UF

CRITICAL
Q9701
SI7308DN




LCD_BKLT_PWM SHOULD BE KEPT AWAY FROM BOOST CIRCUIT
R9704 SHOULD BE 47K IF RC FILTER IS USED

(EEPROM should set EN_I_RES=1)
R9714 14.7K I_LED=25.1ma
I_LED=369/Riset
R9716 90.9K Fpwm=9.62KHz
details in spec

XW9710
SM
BKL_SGND

PLACE XW9710 AWAY FROM U9701.1 AND U9701.15



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0196	1	0.025OHM,1W,0612,MTL FILM RES	R9700	CRITICAL	

SYNC MASTER=K92 DINESH SYNC DATE=09/07/2010

Apple Inc.

LCD Backlight Driver (LP8545)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D


REVISION:

BRANCH:

PAGE: 97 OF 132

SHEET: 89 OF 105

8 7 6 5 4 3 2 1




SYNC MASTER=k17_MLB		SYNC DATE=04/26/2010	
PAGE TITLE LCD Backlight Support			
DRAWING NUMBER		SIZE	
		D	
REVISION			
BRANCH			
PAGE		98 OF 132	
SHEET		90 OF 105	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


GPU Rail Sequencing

Whistler GPU requires rails to come up in the following order:


- 1) GPU_3.3V
- 2) GPUvcORE
- 3) GPU_1.0V
- 4) GPU_1.8V/GDDR5 1.5/1.35V




EXT GPU PWRGD Pullup



PCH S0 PWRGD



Unused PGOOD signal



SYNC MASTER=K92 YUAN		SYNC DATE=07/30/2010	
PAGE TITLE Power Sequencing EG/PCH S0			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	99 OF 132
		SHEET	91 OF 105

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.8

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>	6 9 17
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>	6 9 17
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>	6 9 17
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>	6 9 17
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>	9 17
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>	9 17
	CPU_50S	CPU_AGTL	FDI FSYNC<1..0>	9 17
	CPU_50S	CPU_AGTL	FDI LSYNC<1..0>	9 17
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M_CPU_P	10 16
	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M_CPU_N	10 16
	CPU_50S	CPU_AGTL	FDI INT	9 17
CPU_PECT	CPU_50S	PCIE	CPU PECT	10 19 45
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC	10 17
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM_PWRGD	10 17 29
XDP_CPU_PWRGD	CPU_50S	CPU_ITP	XDP CPU_PWRGD	23
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP DBRESET_L	10 23 25
XDP_CPU_PRDY_L	CPU_50S	CPU_ITP	XDP CPU_PRDY_L	10 23
XDP_CPU_PREO_L	CPU_50S	CPU_ITP	XDP CPU_PREO_L	10 23
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP0	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP1	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP2	
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<11..0>	9 23
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<17..16>	9 23
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR_L	10
CPU_PROC_SEL_L	CPU_50S	CPU_AGTL	CPU PROC_SEL_L	10 17
TP_CPU_VTT_SELECT	CPU_50S	CPU_AGTL	TP_CPU_VTT_SELECT	6
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT_L	10 46 68
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	10 19 23
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM_THRMTRIP_L	10 19
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P	10 16
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N	10 16
XDP_CLK_BCH	CLK_PCIE_90D	CLK_PCIE	ITPXDPCLK100M_P	16 23
XDP_CLK_BCH	CLK_PCIE_90D	CLK_PCIE	ITPXDPCLK100M_N	16 23
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P	23
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N	23
PM_DPRSLEVR	CPU_55S	CPU_8MIL	CPU_PSI_L	
	CPU_50S	CPU_AGTL	PM_DPRSLEVR	
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9
	CPU_27P4S	CPU_COMP	CPU_PEG_RBIAS	
	CPU_27P4S	CPU_COMP	CPU_COMP3	
	CPU_27P4S	CPU_COMP	CPU_COMP2	
	CPU_27P4S	CPU_COMP	CPU_COMP1	
	CPU_27P4S	CPU_COMP	CPU_COMP0	
XDP_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI	10 23
XDP_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO	10 23
XDP_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS	10 23
XDP_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK	10 23
XDP_TRST_L	CPU_50S	CPU_ITP	XDP_CPU_TRST_L	10 23
XDP_BPM	CPU_50S	CPU_ITP	XDP_BPM_L<3..0>	10 23
XDP_BPM_L	CPU_50S	CPU_ITP	XDP_BPM_L<7..4>	10 23
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP_CPURST_L	23
	CPU_55S	CPU_8MIL	CPU_VID<6..0>	6
	CPU_50S	CPU_AGTL	CPUIMVP_IMON	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	12 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	12 68
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU_VCCIOSENSE_P	12 70
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU_VCCIOSENSE_N	12 70
CPU_AXG_SENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P	12 68
CPU_AXG_SENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N	12 68
CPU_VCC_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	12
CPU_VCC_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	12
CPU_AXG_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	12
CPU_AXG_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	12
PM_DPRSLEVR	CPU_55S	CPU_8MIL	GFX_VID<6..0>	6
	CPU_50S	CPU_AGTL	GFX_DPRSLEVR	
	CPU_50S	CPU_AGTL	GFX_VR_EN	
	CPU_50S	CPU_AGTL	GFXIMVP_IMON	
PEG_R2D	PCIE_85D	PCIE	PEG_R2D_P<7..0>	74
	PCIE_85D	PCIE	PEG_R2D_N<7..0>	74
PEG_D2R	PCIE_85D	PCIE	PEG_R2D_C_P<7..0>	8 74
	PCIE_85D	PCIE	PEG_R2D_C_N<7..0>	8 74
	PCIE_85D	PCIE	PEG_D2R_P<7..0>	8 74
	PCIE_85D	PCIE	PEG_D2R_N<7..0>	8 74
	PCIE_85D	PCIE	PEG_D2R_C_P<7..0>	74
	PCIE_85D	PCIE	PEG_D2R_C_N<7..0>	74
	CPU_50S	CPU_VID	CPU_VIDSOUT	12 68
	CPU_50S	CPU_VID	CPU_VIDSCLK	12 68
	CPU_50S	CPU_VID	CPU_VIDALERT_L	12 68

SYNC_MASTER=K91_MLB SYNC_DATE=07/22/2010

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 100 OF 132
 SHEET: 92 OF 105

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_CLK	*	*	MEM_20OTHER
MEM_CTRL	*	*	MEM_20OTHER
MEM_CMD	*	*	MEM_20OTHER
MEM_DATA	*	*	MEM_20OTHER
MEM_DQS	*	*	MEM_20OTHER

DDR3:
 DQ/DM signals should be matched within 0.508mm of associated DQS pair.
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
 CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.
 SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0> 11 26
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0> 11 26
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0> 11 26
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<3..0> 11 26
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..0> 11 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0> 11 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0> 11 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L 11 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L 11 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L 11 26
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0> 11 27
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8> 11 27
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16> 11 27
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24> 11 27
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32> 11 26 27
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40> 11 27
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48> 11 27
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56> 11 27
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0> 11 27
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0> 11 26 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1> 11 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1> 11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2> 11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2> 11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3> 11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3> 11 27
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4> 11 27
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4> 11 27
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5> 11 27
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5> 11 27
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6> 11 27
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6> 11 27
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7> 11 27
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7> 11 27
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0> 11 28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0> 11 28
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..0> 11 28
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0> 11 28
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..0> 11 28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0> 11 28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0> 11 28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L 11 28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L 11 28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L 11 28
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0> 11 27
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8> 11 27
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16> 11 27
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24> 11 27
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32> 11 27 28
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40> 11 27
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48> 11 27
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56> 11 27
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0> 11 27 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0> 11 27 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1> 11 27
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1> 11 27
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2> 11 27
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2> 11 27
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3> 11 27
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3> 11 27
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4> 11 27
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4> 11 27
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5> 11 27
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5> 11 27
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6> 11 27
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6> 11 27
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7> 11 27
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7> 11 27

SYNC_MASTER=K17_MLB SYNC_DATE=05/14/2010

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

101 OF 132 SHEET

93 OF 105 SHEET

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	15L3, 15L4, 15L9, 15L10	=4:1_SPACING	?	DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
LVDS	15L3, 15L4, 15L9, 15L10	=4:1_SPACING	?	LVDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	15L3, 15L4, 15L9, 15L10	=5:1_SPACING	?	SATA	TOP, BOTTOM	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	15L3, 15L4, 15L9, 15L10	=4:1_SPACING	?	USB	TOP, BOTTOM	=4:1_SPACING	?
USB_RBIAS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P	8 17 84
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N	8 17 84
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_P	18 88
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_N	18 88
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_P<2..0>	18 88
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_N<2..0>	18 88
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS_IG_A_DATA_P<3>	8 18
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS_IG_A_DATA_N<3>	8 18
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_P<2..0>	18 88
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_N<2..0>	18 88
DP_SATA_G3_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_P	6 16 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_N	6 16 41
SATA_HDD_RDRVR_R2D	SATA_90D	SATA	SATA_HDD_R2D_P	6 41
SATA_HDD_RDRVR_R2D	SATA_90D	SATA	SATA_HDD_R2D_N	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA_HDD_R2D_UF_P	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA_HDD_R2D_UF_N	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA_HDD_R2D_RDRVR_OUT_P	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA_HDD_R2D_RDRVR_OUT_N	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA_HDD_R2D_RDRVR_IN_P	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA_HDD_R2D_RDRVR_IN_N	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA_HDD_R2D_RC_UF_P	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA_HDD_R2D_RC_UF_N	6 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P	6 16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_N	6 16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RDRVR_OUT_P	6 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RDRVR_OUT_N	6 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RDRVR_IN_P	6 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RDRVR_IN_N	6 41
SATA_HDD_RDRVR_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_P	6 41
SATA_HDD_RDRVR_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_N	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_N	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_P	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_N	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_UF_P	41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_UF_N	41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_N	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_C_P	41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_C_N	41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_UF_P	6 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_UF_N	6 41
PCH_SATA3_ICOMP	SATA_50SE	SATA_ICOMP	PCH_SATA3COMP	16
PCH_SATA_ICOMP	SATA_37SE	SATA_ICOMP	PCH_SATAICOMP	16
USB_HUB1_UP	USB_85D	USR	USB_HUB1_UP_P	18 24
USB_HUB1_UP	USB_85D	USR	USB_HUB1_UP_N	18 24
USB_HUB2_UP	USB_85D	USR	USB_HUB2_UP_P	18 24
USB_HUB2_UP	USB_85D	USR	USB_HUB2_UP_N	18 24
USB_EXT_A	USB_85D	USR	USB_EXT_A_P	24 42
USB_EXT_A	USB_85D	USR	USB_EXT_A_N	24 42
USB_EXT_B	USB_85D	USR	USB_EXT_B_P	24 42
USB_EXT_B	USB_85D	USR	USB_EXT_B_N	24 42
USB_EXT_C	USB_85D	USR	USB_EXT_C_P	24 43
USB_EXT_C	USB_85D	USR	USB_EXT_C_N	24 43
USB_CAMERA	USB_85D	USR	USB_CAMERA_CONN_P	6 31
USB_CAMERA	USB_85D	USR	USB_CAMERA_CONN_N	6 31
USB_BT	USB_85D	USR	USB_BT_P	6 24 31
USB_BT	USB_85D	USR	USB_BT_N	6 24 31
USB_TPAD	USB_85D	USR	USB_TPAD_P	24 53
USB_TPAD	USB_85D	USR	USB_TPAD_N	24 53
USB_IR	USB_85D	USR	USB_IR_P	24 44
USB_IR	USB_85D	USR	USB_IR_N	24 44
PCH_USB_RBIAS	PCH_USB_RBIAS	USR_RBIAS	PCH_USB_RBIAS	18
USB_T29A	USB_85D	USR	USB_T29A_P	8 24
USB_T29A	USB_85D	USR	USB_T29A_N	8 24

SYNC MASTER=K92 YUN		SYNC DATE=06/25/2010	
PAGE TITLE			
PCH Constraints 1			
DRAWING NUMBER		SIZE	
		D	
REVISION			
BRANCH			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		102 OF 132	
SHEET		94 OF 105	

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_50S	LPC	LPC AD<3..0>	6 16 45 47 88
LPC_FRAME_L	LPC_50S	LPC	LPC FRAME L	6 16 45 47 88
LPC_RESET_L	LPC_50S	LPC	LPCPLUS RESET L	6 25 47 88
PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC R	18 25
PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC	25 45
PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC CLK33M LPCPLUS	6 25 47
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	6 16 23 26 28 30 32 41 48 62 89
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	6 16 23 26 28 30 32 41 48 62 89
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK	16 48
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA	16 48
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK	16 48
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA	16 48
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	16 57
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK R	16
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	16 57
HDA_SYNC	HDA_50S	HDA	HDA_SYNC R	16
HDA_RST_L	HDA_50S	HDA	HDA_RST R L	16
HDA_RST_L	HDA_50S	HDA	HDA_RST L	16 57
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	16 57
HDA_SDIN0	HDA_50S	HDA	AUD SDI R	57
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	16 57
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT R	16
SPI_CLK	SPI_55S	SPI	SPI_CLK R	16 47
SPI_CLK	SPI_55S	SPI	SPI_CLK	47
SPI_MOST	SPI_55S	SPI	SPI_MOST R	16 47
SPI_MOST	SPI_55S	SPI	SPI_MOST	47
SPI_MISO	SPI_55S	SPI	SPI_MISO	16 47
SPI_CS0	SPI_55S	SPI	SPI_CS0 R L	16 47
SPI_CS0	SPI_55S	SPI	SPI_CS0 L	47
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE ENET R2D P	36
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE ENET R2D N	36
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE ENET R2D C P	16 36
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE ENET R2D C N	16 36
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE ENET D2R P	16 36
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE ENET D2R N	16 36
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE ENET D2R C P	36
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE ENET D2R C N	36
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D P	6 31
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D N	6 31
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D C P	16 31
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D C N	16 31
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R P	6 16 31
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R N	6 16 31
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R PI P	31
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R PI N	31
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D PI P	31
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D PI N	31
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE FW R2D P	38
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE FW R2D N	38
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE FW R2D C P	16 38
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE FW R2D C N	16 38
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE FW D2R P	16 38
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE FW D2R N	16 38
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE FW D2R C P	38
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE FW D2R C N	38
PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M PCH P	16
PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M PCH N	16
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M T29 P	16 33
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M T29 N	16 33
PCIE_CLK96M_DOT	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M DOT P	16
PCIE_CLK96M_DOT	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M DOT N	16
PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA P	16
PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA N	16
PCIE_CLK14P3M_REFCLK	CPH_50S	CLK_PCIE	PCH CLK14P3M REFCLK	16
PCIE_CLK33M_PCIEIN	CPH_50S	CLK_PCIE	PCH CLK33M PCIIIN	16 25
PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG CLK100M P	16 74
PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG CLK100M N	16 74
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M ENET P	16 36
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M ENET N	16 36
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M AP P	16 31
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M AP N	16 31
PCIE_CLK100M_FW	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M FW P	16 38
PCIE_CLK100M_FW	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M FW N	16 38
PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M EXCARD P	16 32
PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M EXCARD N	16 32
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE T29 R2D C P<3..0>	8 33
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE T29 R2D C N<3..0>	8 33
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE T29 R2D P<3..0>	33
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE T29 R2D N<3..0>	33
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE T29 D2R P<3..0>	8 33
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE T29 D2R N<3..0>	8 33
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE T29 D2R C P<3..0>	33
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE T29 D2R C N<3..0>	33

SYNC MASTER=K91 MLB		SYNC DATE=07/22/2010	
PAGE TITLE			
PCH Constraints 2		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	PAGE
II NOT TO REPRODUCE OR COPY IT		103 OF 132	SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		95 OF 105	
IV ALL RIGHTS RESERVED			

CAESAR II (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

CAESAR II (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALI	
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALO	
	ENET_50S	ENET_3X	ENET_RESET_L	32 36
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<3..0>	36 37
	ENET_100D	ENET_MDI	ENET_MDI_N<3..0>	36 37

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FW_P1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P	38 40
FW_P1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_N	38 40
FW_P1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P	38 40
FW_P1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_N	38 40

Port 0 and 2 Not Used

SYNC MASTER=K91 MLB		SYNC DATE=07/22/2010	
Ethernet/FW Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		104 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		96 OF 105	

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?	T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29/DP Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
T29_R2D0	T29DE_80D	T29DE	T29 R2D P<0>
T29_R2D0	T29DE_80D	T29DE	T29 R2D N<0>
T29_R2D1	T29DE_80D	T29DE	T29 R2D P<1>
T29_R2D1	T29DE_80D	T29DE	T29 R2D N<1>
	T29DE_80D	T29DE	T29 R2D C F P<1..0>
	T29DE_80D	T29DE	T29 R2D C F N<1..0>
T29_D2R0	T29DE_100D	T29DE	T29 D2R C P<0>
T29_D2R0	T29DE_100D	T29DE	T29 D2R C N<0>
T29_D2R1	T29DE_100D	T29DE	T29 D2R C P<1>
T29_D2R1	T29DE_100D	T29DE	T29 D2R C N<1>
	T29DE_100D	T29DE	T29DPA D2R1 AUXCH P
	T29DE_100D	T29DE	T29DPA D2R1 AUXCH N
	T29DE_80D	T29DE	DP SDRVA ML C P<3..0>
	T29DE_80D	T29DE	DP SDRVA ML C N<3..0>
	T29DE_80D	T29DE	DP SDRVA ML R P<3..0>
	T29DE_80D	T29DE	DP SDRVA ML R N<3..0>
DP_SDRVA_ML_EVEN	T29DE_80D	T29DE	DP SDRVA ML P<2..0:2>
DP_SDRVA_ML_EVEN	T29DE_80D	T29DE	DP SDRVA ML N<2..0:2>
DP_SDRVA_ML_ODD	T29DE_80D	T29DE	DP SDRVA ML P<3..1:2>
DP_SDRVA_ML_ODD	T29DE_80D	T29DE	DP SDRVA ML N<3..1:2>
DP_SDRVA_AUXCH	T29DE_80D	T29DE	DP SDRVA AUXCH P
DP_SDRVA_AUXCH	T29DE_80D	T29DE	DP SDRVA AUXCH N
DP_SDRVA_AUXCH	T29DE_80D	T29DE	DP SDRVA AUXCH C P
DP_SDRVA_AUXCH	T29DE_80D	T29DE	DP SDRVA AUXCH C N
	T29DE_80D	T29DE	T29DPA ML P<3..0>
	T29DE_80D	T29DE	T29DPA ML N<3..0>
	T29DE_80D	T29DE	T29DPA ML C P<3..0>
	T29DE_80D	T29DE	T29DPA ML C N<3..0>
	T29DE_80D	T29DE	DP A EXT AUXCH P
	T29DE_80D	T29DE	DP A EXT AUXCH N
T29_R2D2	T29DE_80D	T29DE	T29 R2D P<2>
T29_R2D2	T29DE_80D	T29DE	T29 R2D N<2>
T29_R2D3	T29DE_80D	T29DE	T29 R2D P<3>
T29_R2D3	T29DE_80D	T29DE	T29 R2D N<3>
	T29DE_80D	T29DE	T29 R2D C F P<3..2>
	T29DE_80D	T29DE	T29 R2D C F N<3..2>
T29_D2R2	T29DE_100D	T29DE	T29 D2R C P<2>
T29_D2R2	T29DE_100D	T29DE	T29 D2R C N<2>
T29_D2R3	T29DE_100D	T29DE	T29 D2R C P<3>
T29_D2R3	T29DE_100D	T29DE	T29 D2R C N<3>
	T29DE_100D	T29DE	T29DPB D2R3 AUXCH P
	T29DE_100D	T29DE	T29DPB D2R3 AUXCH N
	T29DE_80D	T29DE	DP SDRVB ML C P<3..0>
	T29DE_80D	T29DE	DP SDRVB ML C N<3..0>
	T29DE_80D	T29DE	DP SDRVB ML R P<3..0>
	T29DE_80D	T29DE	DP SDRVB ML R N<3..0>
DP_SDRVB_ML_EVEN	T29DE_80D	T29DE	DP SDRVB ML P<2..0:2>
DP_SDRVB_ML_EVEN	T29DE_80D	T29DE	DP SDRVB ML N<2..0:2>
DP_SDRVB_ML_ODD	T29DE_80D	T29DE	DP SDRVB ML P<3..1:2>
DP_SDRVB_ML_ODD	T29DE_80D	T29DE	DP SDRVB ML N<3..1:2>
DP_SDRVB_AUXCH	T29DE_80D	T29DE	DP SDRVB AUXCH P
DP_SDRVB_AUXCH	T29DE_80D	T29DE	DP SDRVB AUXCH N
DP_SDRVB_AUXCH	T29DE_80D	T29DE	DP SDRVB AUXCH C P
DP_SDRVB_AUXCH	T29DE_80D	T29DE	DP SDRVB AUXCH C N
	T29DE_80D	T29DE	T29DPB ML P<3..0>
	T29DE_80D	T29DE	T29DPB ML N<3..0>
	T29DE_80D	T29DE	T29DPB ML C P<3..0>
	T29DE_80D	T29DE	T29DPB ML C N<3..0>
	T29DE_80D	T29DE	DP B EXT AUXCH P
	T29DE_80D	T29DE	DP B EXT AUXCH N

Only used on dual-port hosts.

T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>
	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0>
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0>
	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P
	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N
	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>
	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0>
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0>
	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P
	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N
	DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>
	DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>
	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P
	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N
	T29_I2C_55S	T29_I2C	I2C T29_SCL
	T29_I2C_55S	T29_I2C	I2C T29_SDA
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29 SPI_CLK
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29 SPI_MOSI
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29 SPI_MISO
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29 SPI_CS_L
	T29DP_80D	T29DP	T29 R2D C P<3..0>
	T29DP_80D	T29DP	T29 R2D C N<3..0>
	T29DP_100D	T29DP	T29 D2R P<3..0>
	T29DP_100D	T29DP	T29 D2R N<3..0>

Only used on hosts supporting T29 video-in

SYNC MASTER=T29_REF		SYNC DATE=10/20/2010	
T29 Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	105 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	97 OF 105
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IT01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SCL	6 31 45 48 54 55
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA	6 31 45 48 54 55
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL	45 48 51
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA	45 48 51
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	6 31 45 48 51 80
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	6 31 45 48 51 80
SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SCL	6 45 48 53 64
SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SDA	6 45 48 53 64
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL	45 48 103 104
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA	45 48 103 104

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	64
	1T01_DIFFPAIR		CHGR_CSI_N	64
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	64
	1T01_DIFFPAIR		CHGR_CSO_N	64

D

D

C

C

B

B

A

A

SYNC_MASTER=K17_MLB		SYNC_DATE=05/14/2010	
PAGE TITLE SMC Constraints			
DRAWING NUMBER D		SIZE D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 106 OF 132	
		SHEET 98 OF 105	

8

7

6

5

4

3

2

1

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=2x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=7x_DIELECTRIC	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel.
 DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
 Max length of LVDS/DisplayPort/TMDS traces: 13 inches.
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK P
FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK N
FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK P
FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK N
FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 A<8..0>
FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 A<8..0>
FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 ABI L
FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 ABI L
FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 RAS L
FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 RAS L
FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 CAS L
FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 CAS L
FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 WE L
FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 WE L
FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 CKE L
FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 CKE L
FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 CS L
FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 CS L
FB_A0_EDC0	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<0>
FB_A0_EDC1	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<1>
FB_A0_EDC2	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<2>
FB_A0_EDC3	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<3>
FB_A1_EDC0	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<0>
FB_A1_EDC1	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<1>
FB_A1_EDC2	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<2>
FB_A1_EDC3	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<3>
FB_A0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<0>
FB_A0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<1>
FB_A0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<2>
FB_A0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<3>
FB_A1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<0>
FB_A1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<1>
FB_A1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<2>
FB_A1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<3>
FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB A0 WCLK P<0>
FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB A0 WCLK N<0>
FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB A0 WCLK P<1>
FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB A0 WCLK N<1>
FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB A1 WCLK P<0>
FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB A1 WCLK N<0>
FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB A1 WCLK P<1>
FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB A1 WCLK N<1>
FB_A0_DO_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A0 DO<7..0>
FB_A0_DO_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A0 DO<15..8>
FB_A0_DO_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A0 DO<23..16>
FB_A0_DO_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A0 DO<31..24>
FB_A1_DO_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A1 DO<7..0>
FB_A1_DO_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A1 DO<15..8>
FB_A1_DO_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A1 DO<23..16>
FB_A1_DO_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A1 DO<31..24>
FB_AB_RESET	GDDR5_45R50SE	GDDR5_CMD	FB RESET L

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK P
FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK N
FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK P
FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK N
FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 A<8..0>
FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 A<8..0>
FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 ABI L
FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 ABI L
FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 RAS L
FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 RAS L
FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CAS L
FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CAS L
FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 WE L
FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 WE L
FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CKE L
FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CKE L
FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CS L
FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CS L
FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<0>
FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<1>
FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<2>
FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<3>
FB_B1_EDC0	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<0>
FB_B1_EDC1	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<1>
FB_B1_EDC2	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<2>
FB_B1_EDC3	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<3>
FB_B0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<0>
FB_B0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<1>
FB_B0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<2>
FB_B0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<3>
FB_B1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<0>
FB_B1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<1>
FB_B1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<2>
FB_B1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<3>
FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK P<0>
FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK N<0>
FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK P<1>
FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK N<1>
FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK P<0>
FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK N<0>
FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK P<1>
FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK N<1>
FB_B0_DO_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B0 DO<7..0>
FB_B0_DO_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B0 DO<15..8>
FB_B0_DO_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B0 DO<23..16>
FB_B0_DO_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B0 DO<31..24>
FB_B1_DO_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B1 DO<7..0>
FB_B1_DO_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B1 DO<15..8>
FB_B1_DO_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B1 DO<23..16>
FB_B1_DO_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B1 DO<31..24>

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
LVDS_A_CLK	LVDS_85D	LVDS	LVDS A CLK P
LVDS_A_CLK	LVDS_85D	LVDS	LVDS A CLK N
LVDS_A_DATA	LVDS_85D	LVDS	LVDS A DATA P<2..0>
LVDS_A_DATA	LVDS_85D	LVDS	LVDS A DATA N<2..0>
LVDS_B_CLK	LVDS_85D	LVDS	LVDS B CLK P
LVDS_B_CLK	LVDS_85D	LVDS	LVDS B CLK N
LVDS_B_DATA	LVDS_85D	LVDS	LVDS B DATA P<2..0>
LVDS_B_DATA	LVDS_85D	LVDS	LVDS B DATA N<2..0>
LVDS_CONN_A_CLK_P	LVDS_85D	LVDS	LVDS CONN A CLK F P
LVDS_CONN_A_CLK_N	LVDS_85D	LVDS	LVDS CONN A CLK F N
LVDS_CONN_B_CLK_P	LVDS_85D	LVDS	LVDS CONN B CLK F P
LVDS_CONN_B_CLK_N	LVDS_85D	LVDS	LVDS CONN B CLK F N
LVDS_CONN_A_CLK_P	LVDS_85D	LVDS	LVDS CONN A CLK P
LVDS_CONN_A_CLK_N	LVDS_85D	LVDS	LVDS CONN A CLK N
LVDS_CONN_A_DATA_P<2..0>	LVDS_85D	LVDS	LVDS CONN A DATA P<2..0>
LVDS_CONN_A_DATA_N<2..0>	LVDS_85D	LVDS	LVDS CONN A DATA N<2..0>
LVDS_CONN_B_CLK_P	LVDS_85D	LVDS	LVDS CONN B CLK P
LVDS_CONN_B_CLK_N	LVDS_85D	LVDS	LVDS CONN B CLK N
LVDS_CONN_B_DATA_P<2..0>	LVDS_85D	LVDS	LVDS CONN B DATA P<2..0>
LVDS_CONN_B_DATA_N<2..0>	LVDS_85D	LVDS	LVDS CONN B DATA N<2..0>

Whistler Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
GPU_CLK27M	CLK_SLOW_55S	CLK_SLOW	GPU CLK27M
GPU_CLK100M	CLK_SLOW_55S	CLK_SLOW	GPU CLK100M
LVDS_EG_A_CLK	LVDS_85D	LVDS	LVDS EG A CLK P
LVDS_EG_A_CLK	LVDS_85D	LVDS	LVDS EG A CLK N
LVDS_EG_A_DATA	LVDS_85D	LVDS	LVDS EG A DATA P<2..0>
LVDS_EG_A_DATA	LVDS_85D	LVDS	LVDS EG A DATA N<2..0>
LVDS_EG_A_DATA3	LVDS_85D	LVDS	NC LVDS EG A DATA P<3>
LVDS_EG_A_DATA3	LVDS_85D	LVDS	NC LVDS EG A DATA N<3>
LVDS_EG_B_DATA	LVDS_85D	LVDS	LVDS EG B DATA P<2..0>
LVDS_EG_B_DATA	LVDS_85D	LVDS	LVDS EG B DATA N<2..0>
LVDS_EG_B_DATA3	LVDS_85D	LVDS	NC LVDS EG B DATA P<3>
LVDS_EG_B_DATA3	LVDS_85D	LVDS	NC LVDS EG B DATA N<3>
DP_ML	DP_85D	DISPLAYPORT	DP EXTA ML C P<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP EXTA ML C N<3..0>
DP_AUX_CH	DP_85D	DISPLAYPORT	DP EXTA AUXCH C P
DP_85D	DP_85D	DISPLAYPORT	DP EXTA AUXCH C N
DP_AUX_CH	DP_85D	DISPLAYPORT	DP EG AUX CH P
DP_85D	DP_85D	DISPLAYPORT	DP EG AUX CH N

SYNC MASTER=K91 MLB SYNC DATE=07/21/2010

GPU (Whistler) CONSTRAINTS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 107 OF 132
 SHEET: 99 OF 105

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
MEM_72D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
PCIE_85D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	10 MM_OVERRIDE	VERRIDE	VERRIDE
USB_85D_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
CPU_27P4S_OVERRIDE	BOTTOM_OVERRIDE	VERRIDE	VERRIDE	0.23 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

K92 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
R100	SENSE	ENETCONN P<3...0>	37
R100	SENSE	ENETCONN N<3...0>	37
R100	SENSE	VCCSA0_CS_P	49 65
R100	SENSE	VCCSA0_CS_N	49 65
R100	SENSE	VCCSAISNS R P	49 65
R100	SENSE	VCCSAISNS R N	49 65
R100	SENSE	ISNS 1V5 S3 R P	49 65
R100	SENSE	ISNS 1V5 S3 R N	49 65
R100	SENSE	CPUVCCIO0_CS_P	49 70
R100	SENSE	CPUVCCIO0_CS_N	49 70
R100	SENSE	CPUVCCIOISNS R P	49 70
R100	SENSE	CPUVCCIOISNS R N	49 70
R100	SENSE	GPUISNS N	49 70
R100	SENSE	GPUISNS P	49 70
R100	SENSE	ISNS 1V5 S3 N	49 67
R100	SENSE	ISNS 1V5 S3 P	49 67
R100	SENSE	ISNS AIRPORT P	31 103
R100	SENSE	ISNS AIRPORT N	31 103
R100	SENSE	ISNS PP1V0 SOGPU P	103
R100	SENSE	ISNS PP1V0 SOGPU N	103
R100	SENSE	ISNS PP1V8 SOGPU P	103
R100	SENSE	ISNS PP1V8 SOGPU N	103
R100	SENSE	ISNS HDD N	41 103
R100	SENSE	ISNS HDD P	41 103
R100	SENSE	ISNS PP1V5 SOGPU P	103
R100	SENSE	ISNS PP1V5 SOGPU N	103
R100	SENSE	ISNS LCDBKLT N	89 103
R100	SENSE	ISNS LCDBKLT P	89 103
R100	SENSE	ISNS ODD N	41 103
R100	SENSE	ISNS ODD P	41 103
R100	SENSE	ISNS HS COMPUTING P	50
R100	SENSE	ISNS HS COMPUTING N	50
R100	SENSE	ISNS HS GPU P	50
R100	SENSE	ISNS HS GPU N	50
R100	SENSE	ISNS HS_OTHER P	50
R100	SENSE	ISNS HS_OTHER N	50
R100	SENSE	CPUIMVP ISNS1 P	50 69
R100	SENSE	CPUIMVP ISNS1 N	50 69
R100	SENSE	CPUIMVP ISUM R P	50
R100	SENSE	CPUIMVP ISUM R N	50
R100	SENSE	CPUIMVP ISNS P	50
R100	SENSE	CPUIMVP ISNS N	50
R100	SENSE	CPUIMVP ISNSIG P	50 69
R100	SENSE	CPUIMVP ISNSIG N	50 69
R100	SENSE	CPUIMVP ISUMG R P	50
R100	SENSE	CPUIMVP ISUMG R N	50
R100	SENSE	CPUIMVP ISNSIG R P	50
R100	SENSE	CPUIMVP ISNSIG R N	50
R100	SENSE	ISNS PP1V0 SOGPU R P	103
R100	SENSE	ISNS PP1V0 SOGPU R N	103
R100	SENSE	ISNS PP1V8 SOGPU R P	103
R100	SENSE	ISNS PP1V8 SOGPU R N	103
R100	SENSE	ISNS PP1V5 SOGPU R P	103
R100	SENSE	ISNS PP1V5 SOGPU R N	103
R100	SENSE	ISNS AIRPORT R P	103
R100	SENSE	ISNS AIRPORT R N	103
R100	SENSE	ISNS HDD R P	103
R100	SENSE	ISNS HDD R N	103
R100	SENSE	ISNS ODD R P	103
R100	SENSE	ISNS ODD R N	103
R100	AUDIO	BI MIC P	61 62
R100	AUDIO	BI MIC N	61 62
R100	AUDIO	AUD LO1 R P	57 60
R100	AUDIO	AUD LO1 R N	57 60
R100	AUDIO	AUD LO2 R P	57 60
R100	AUDIO	AUD LO2 R N	57 60
R100	AUDIO	AUD LO3 R P	57 60
R100	AUDIO	AUD LO3 R N	57 60
R100	AUDIO	AUD LO3 L P	57 60
R100	AUDIO	AUD LO3 L N	57 60
R100	AUDIO	AUD MIC INR P	57 62
R100	AUDIO	AUD MIC INR N	57 62
R100	AUDIO	AUD MIC INL P	57 62
R100	AUDIO	AUD MIC INL N	57 62
R100	AUDIO	SPKRAMP BL IN L P	40
R100	AUDIO	SPKRAMP BL IN L N	40
R100	AUDIO	SPKRAMP FL IN L P	40
R100	AUDIO	SPKRAMP FL IN L N	40
R100	AUDIO	SPKRAMP BR IN L P	40
R100	AUDIO	SPKRAMP BR IN L N	40
R100	AUDIO	SPKRAMP FR IN L P	40
R100	AUDIO	SPKRAMP FR IN L N	40
R100	AUDIO	SPKRAMP LFE IN L P	40
R100	AUDIO	SPKRAMP LFE IN L N	40
R100	AUDIO	SSM2375BL IN P	40
R100	AUDIO	SSM2375BL IN N	40
R100	AUDIO	SSM2375FL IN P	40
R100	AUDIO	SSM2375FL IN N	40
R100	AUDIO	SSM2375BR IN P	40
R100	AUDIO	SSM2375BR IN N	40
R100	AUDIO	SSM2375FR IN P	40
R100	AUDIO	SSM2375FR IN N	40
R100	AUDIO	SSM2375LFE IN P	40
R100	AUDIO	SSM2375LFE IN N	40

K92 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
R100	PCIE	PCIE EXCARD R2D P	6 32
R100	PCIE	PCIE EXCARD R2D N	6 32
R100	PCIE	PCIE EXCARD D2R P	6 16 32
R100	PCIE	PCIE EXCARD D2R N	6 16 32
R100	PCIE	PCIE EXCARD R2D C P	16 32
R100	PCIE	PCIE EXCARD R2D C N	16 32
R100	PCIE	PCIE CLK100M EXCARD	6 32
R100	PCIE	PCIE CLK100M EXCARD CONN P	6 32
R100	PCIE	PCIE CLK100M EXCARD CONN N	6 32
R100	PCIE	PCIE CLK100M AP	6 31
R100	PCIE	PCIE CLK100M AP CONN P	6 31
R100	PCIE	PCIE CLK100M AP CONN N	6 31
R100	CHGR	CHGR CSI R P	64
R100	CHGR	CHGR CSI R N	64
R100	CHGR	CHGR CSO R P	60 64
R100	CHGR	CHGR CSO R N	60 64
R100	USB	USB2 EXTA MUXED P	42
R100	USB	USB2 EXTA MUXED N	42
R100	USB	USB2 LT1 P	42
R100	USB	USB2 LT1 N	42
R100	CONN	CONN USB2 BT P	42
R100	CONN	CONN USB2 BT N	42
R100	USB	USB LT2 P	42
R100	USB	USB LT2 N	42
R100	USB	USB EXCARD P	8 24 32
R100	USB	USB EXCARD N	8 24 32
R100	USB	USB2 EXCARD CONN P	6 32
R100	USB	USB2 EXCARD CONN N	6 32
R100	USB	USB LT3 P	43
R100	USB	USB LT3 N	43
R100	USB	USB TPAD R P	53
R100	USB	USB TPAD R N	53
R100	SB_POWER	PP3V3 S5	40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
R100	SB_POWER	PP3V3 S0	40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
R100	SB_POWER	PP1V5 S3RS0	7 72 104
R100	GND	GND	

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
R100	SENSE	CPUTHMSNS D2 P	51
R100	SENSE	CPUTHMSNS D2 N	51
R100	SENSE	CPU THERMD P	9 51
R100	SENSE	CPU THERMD N	9 51
R100	SENSE	GPU THERMD P	51
R100	SENSE	GPU THERMD N	51
R100	SENSE	GPU TDIODE P	51 79
R100	SENSE	GPU TDIODE N	51 79
R100	SENSE	T29 THERMD P	33 51
R100	SENSE	T29 THERMD N	33 51
R100	SENSE	ISNS PP3V3 S3 P	104
R100	SENSE	ISNS PP3V3 S3 N	104
R100	SENSE	ISNS PP3V3 S5 N	104
R100	SENSE	ISNS PP3V3 S5 P	104
R100	SENSE	ISNS PP5V S3 N	104
R100	SENSE	ISNS PP5V S3 P	104
R100	SENSE	ISNS PP1V05 SOPCH N	104
R100	SENSE	ISNS PP1V05 SOPCH P	104
R100	SENSE	ISNS PP5V S0 N	104
R100	SENSE	ISNS PP5V S0 P	104
R100	SENSE	ISNS CPU DDR P	104
R100	SENSE	ISNS CPU DDR N	104

K92 Specific Net Properties
K91 does not have

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: **D**

REVISION: _____

PAGE: **108 OF 132**

SHEET: **100 OF 105**

K92 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27F4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL9, ISL10	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?


NOTE: Based on K92 mlb stackup.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.


SYNC MASTER=K17_MLB		SYNC DATE=05/14/2010	
PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		109 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		101 OF 105	




SYNC MASTER=K17_MLB		SYNC DATE=04/27/2011	
PCH Power Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		121 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		102 OF 105	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K92 DINESH		SYNC DATE=09/07/2011	
DEBUG SENSORS AND ADC			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	130 OF 132
		SHEET	103 OF 105



SYNC MASTER=K92 DINESH		SYNC DATE=07/28/2011	
PAGE TITLE			
DEBUG SENSORS AND ADC 2		DRAWING NUMBER	D
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	131 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	104 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K92 DINESH		SYNC DATE=08/23/2011	
Power Supplies BIST			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	132 OF 132
		SHEET	105 OF 105