

Cambridge

CPU :AMD s1g2
Chip Set :AMD RX781M + SB700
Remarks :

Model Name : Cambridge
PBA Name : MAIN
PCB Code : BA41-00XXXXA

Dev. Step : PR
Revision : 1.0
T.R. Date : 2008.08.22


DRAW	CHECK	APPROVAL

■ Owner : SEC Mobile R & D Signature : X

DRAW	JM	DATE	1/10/2008	TITLE	Cambridge COVER	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0			
MODULE CODE		LAST EDIT	August 24, 2008 14:34:27 PM		PAGE	1 OF 47

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG
CHECK	YJ	DEV. STEP	PR	MAIN	MAIN	ELECTRONICS
APPROVAL	BJ	REV	1.0	OPERATION BLOCK DIAGRAM	PART NO.	BA41-009xxA
MODULE CODE		LAST EDIT		August 24, 2008 14:34:27 PM	PAGE	2 OF 47


COM-22C-015(1996.6.5) REV. 3

D:/users/nobile59/nentor/nice2/CMBRG_pr1.080822.02

SRP Sheet Number: 3 of 7

POWER DIAGRAM

Rev 0.1




Power On/Off Table by S-state

Rail \ State	S0	S3	S4	S5
+V*A(LWS)	ON	ON	ON	ON
+V*LAN	ON	ON	—	—
+1.8V_AUX	ON	ON	—	—
+0.9V	ON	ON	—	—
+V*AUX	ON	ON	—	—
+V	ON	—	—	—
+V* (CORE)	ON	—	—	—


DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG
CHECK	YJ	DEV. STEP	PR	MAIN	POWER DIAGRAM	ELECTRONICS
APPROVAL	BJ	REV	1.0			PART NO. BA41-009xxA
MODULE CODE		LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	4	OF 47

Rev. 0.6 (060920)



Value by Datasheet/Application notes (Value by measurement)

DESIGN	JM	DATE	1/10/2008	TITLE Cambridge CHIPSET POWER UNDEFINED	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR		
APPROVAL	BJ	REV	1.0		
MODULE CODE	LAST EDIT		August 24, 2008 14:34:27 PM		
				PART NO.	BA41-009xxA



SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CLOCK DISTRIBUTION

Rev. 0.1

CK-505M (w/ CLKREQ* & SSDC)
xSLG8SP513r05


DRAW	JM	DATE	1/10/2008	TITLE	Cambridge CLOCK DIAGRAM	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			PART NO. BA41-009xxA
APPROVAL	BJ	REV	1.0			
MODULE CODE		LAST EDIT				
August 24, 2008 14:34:27 PM						PAGE 7 OF 47



DRAW	JM	DATE	1/10/2008	TITLE Cambridge MAIN PENRYN CPU (1/3)		SAMSUNG ELECTRONICS	
CHECK	YJ	DEV. STEP	PR				
APPROVAL	BJ	REV	1.0				
MODULE CODE		LAST EDIT		August 24, 2008 14:34:27 PM	PAGE	8	OF 47





DESIGN	JM	DATE	1/10/2008	Cambridge CHIPSET POWER UNDEFINED	SAMSUNG ELECTRONICS	
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0		PART NO.	BA41-009xxA
MODULE CODE	LAST EDIT				August 24, 2008 14:34:27 PM	PAGE



DESIGN	JM	DATE	1/10/2008	Cambridge CHIPSET POWER UNDEFINED	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR		
APPROVAL	BJ	REV	1.0		
MODULE CODE	LAST EDIT		August 24, 2008 14:34:27 PM		

SAMSUNG PROPRIETARY



THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



J8
EXPRESS-26P-FRAME
1 MNT1
2 MNT2
3709-001491


DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0		EXPRESS CARD	PART NO. BA41-009xxA
MODULE CODE	undefined	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	11	OF 47

2 IN 1 CARD




DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0			
MODULE CODE		LAST EDIT				
				August 24, 2008 14:34:27 PM	PAGE 12 OF 47	



SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.





Switched Power On (P5.0V)



Switched Power On (P3.3V & 1.8V)




Audio Power (nostuff)





DRAWN	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG
CHECK	YJ	DEV. STEP	PR	MAIN	ELECTRONICS	
APPROVAL	BJ	REV	1.0	MICOM & SWITCHED POWER	PART NO.	BA41-009xxA
MODULE CODE	undefined	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	14	OF 47


ICT PORT (Need to check net name)




For Debugging



Add for EMC ('08.01.16)
5th Layer



Add for EMC ('08.01.16)
Top Side




Add for EMC ('08.01.16)
Bottom Side




EMC Request('08.06.16)

Please place on Bottom side


System



Board



Keyboard




DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0	ICT PORT	PART NO.	BA41-009xxA
MODULE CODE	undefined	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	15	OF 47

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Samsung
Confidential

REV1
1O
2O 3

PCB REVISION CONTROL (ICT)				
NO	CONNECTION	DATE(Y/M/D)	REVISION	STEP
1	N.C.			
2	1-2			
3	2-3			
4	3-1			
5	1-2-3			
6	N.C.			
7	1-2			
8	2-3			
9	3-1			
10	1-2-3			



DRAW	JM	DATE	1/10/2008	TITLE		Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR				
APPROVAL	BJ	REV	1.0	TP		PART NO.	BA41-009xxA
MODULE CODE	undefined	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	16	OF	47

4

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

D

○AUX5_PWRGD
○CTRL_12
○SPK5_L+
○SPK5_L-
○SPK5_R+
○SPK5_R-

○CRT3_RED
○FAN5_VDD
○SMB3_DATA
○SPI3_CS0#
○SPI3_MISO
○SPI3_MOSI
○THM3_STP#

○WLON_LED#
○AUD3_SHDN#
○EXP3_CPEF#
○KBC3_CHGEN
○KBC3_PWRGD
○KBC3_PWRON
○KBC5_TDATA

○CRT3_GREEN
○CRT3_HSYNC
○CRT3_VSYNC
○CRT5_HSYNC
○CRT5_VSYNC

○SMB3_CLK
○SPI3_CLK
○PEX3_WAKE#
○AUD3_GPI00#
○AUD3_GPI01#

○BAT3_SMCLK#
○CHP3_GPI016
○CHP3_GPI017
○CHP3_SERIRQ
○CHP3_SLP3S#

○CHP3_SLP5S#

○CLK3_USB48
 Zo55_1vs3
○ADT3_SEL#
○AUD3_BEEP
○AUD3_SPKR
○KBC3_USBPWRON#
○CLK3_FM48

○CRT3_BLUE
○CTRL18_25
○KBC3_A20G
○KBC3_RST#
○KBC3_VRON
○KBC5_TCLK
○CLK3_DBG_LPC
○LCD3_BRIT
○MCD3_SDWP

○CRT3_DDCCLK
○CRT5_DDCCLK
○EXP3_CPUSB#
○EXP3_PERST#
○MEM1_VREF
○PLT3_RST#

○KBC3_BKLTON
○KBC3_PRECHG
○KBC3_PWRWSW#
○KBC3_RFOFF#
○KBC3_SCLED#
○KBC3_SMCLK#
○KBC3_SUSPWR
○KBC5_KSI(0)

○KBC5_KSI(2)
○KBC5_KSI(3)
○KBC5_KSI(4)
○KBC5_KSI(5)
○KBC5_KSI(6)
○KBC5_KSI(7)
○KBC5_KSO(0)
○KBC5_KSO(1)
○KBC5_KSO(2)
○KBC5_KSO(3)
○KBC5_KSO(4)
○KBC5_KSO(6)
○KBC5_KSO(7)
○KBC5_KSO(8)
○KBC5_KSO(9)
○LAN3_VPDCLK
○LCD3_BKLTON
○LPC3_LAD(0)
○LPC3_LAD(1)
○LPC3_LAD(2)
○LPC3_LAD(3)
○MCD3_SDCMD0

○MCD3_SDCCD#
○MCD3_SDCLK

○SMB3_ALERT#
○THM3_ALERT#
○T1_L_BUTTON#
○T1_R_BUTTON#
○VCCP3_PWRGD
○BAT3_DETECT#
○BAT3_SMDATA#
○CHP3_BIOSWPP#

○CHP3_RTCRST#

○KBC5_KSO(14)
○KBC5_KSO(15)
○LAN3_VDDATA

3

○CPU2_THERMDA
○CPU2_THERMDC
○CRT3_DDCDATA
○CRT5_DDCDATA
○EXP3_CLKREQ#
○FAN3_FDBACK#
○HDA3_AUD_SDO
○HDA3_MDC_SDO
○KBC3_CPUST#
○KBC3_EXTSMI#
○KBC3_NUMLED#
○KBC3_PWRBTRN#
○KBC3_RSMRST#
○KBC3_RUNSCH#
○KBC3_SMDATA#
○KBC3_SPKMUTE
○KBC5_KSO(10)
○KBC5_KSO(11)
○KBC5_KSO(12)
○KBC5_KSO(13)
○LID3_SWITCH#
○LDM3_CLKREQ#
○LPC3_LFRAME#
○MCD3_SDDATA0
○MCD3_SDDATA1
○MCD3_SDDATA2
○MCD3_SDDATA3

○MIN3_CLKREQ#
○PC13_CLKRUN#
○AUD5_SENS_HP#

○CHP3_SATALED#
○PEG5_HDMI_CLK

○AUD5_HP_O_LEFT
○AUD5_MIC1_LEFT
○AUD5_MIC2_LEFT
○AUD5_MIC2_VREF
○AUD5_SENS_MIC#
○CHP3_BIOS_CRI#

○CHP3_INTRUDER#

○CLK3_PCLKMICOM
○CPU1_THRMTRIP#
○CPU3_THRMTRIP#

○HDA3_HDMI_SD12

○KBC3_CHKPPWRWSW#

○LCD3_EDID_DATA
○CPU1_PWRGDPCPU

○HDA3_AUD_BCLK
○HDA3_AUD_RST#
○HDA3_AUD_SDI0
○HDA3_AUD_SYNC

○HDA3_MDC_BCLK
○HDA3_MDC_RST#
○HDA3_MDC_SDI1
○HDA3_MDC_SYNC
○KBC3_CAPSED#
○KBC3_WAKESCH#
○LCD3_EDID_CLK

2

○CHP3_SUSSTAT#

○KBC3_BLKPPWRWSW#
○KBC3_LED_POWER#
○KBC3_PWRON_INV#
○AUD5_LINE_O_LEFT

○KBC3_LED_CHARGE#
○KBC3_THERM_SMCLK

○AUD5_LINE_O_RIGHT
○VRMG_CPU_PWRGD
○AUD5_HP_O_RIGHT
○AUD5_MIC1_RIGHT
○AUD5_MIC2_RIGHT

○KBC3_THERM_SMDATA

○P3.3V_AUX
○P3.3V_AUX
○P3.3V_AUX
○P3.3V_AUX

○VCC_CRT
○VDC_CHG

○VDC_INV
○VDC_INV
○VDC_INV
○VDC_INV

○P3.3V_AUX_EXP
○P1.8V_P2.5V_LAN

○VDC
○VDC
○VDC
○VDC

○VREF
○VREF
○VREF
○VREF

POWER
○P5.0V_FILT
POWER
○P3.3V_MICOM
○P4.75V_AUD

○P5.0V_AUX
○P5.0V_AUX
○P5.0V_AUX
○P5.0V_AUX

○P12.0V_ALW

○CPU_CORE
○CPU_CORE
○CPU_CORE
○CPU_CORE

○G_AUD

○G_CHG

○G_CPU

○G_DDR

○G_MIC

○GROUND
○GROUND
○GROUND
○GROUND
○GROUND
○GROUND
○GROUND
○GROUND

○G_P3.3V
POWER

○LCD_VDD3V

○P0.9V
○P0.9V
○P0.9V
○P0.9V

○P1.5V
○P1.5V
○P1.5V
○P1.5V

○P3.3V
○P3.3V
○P3.3V
○P3.3V

○P5.0V
○P5.0V
○P5.0V
○P5.0V

○P1.05V
○P1.05V
○P1.05V
○P1.05V

○PRTC_BAT

1

○P1.2V_LAN
○P1.2V_LAN
○P1.2V_LAN
○P1.2V_LAN

○P1.5V_AUX
○P1.5V_AUX
○P1.5V_AUX
○P1.5V_AUX

○P1.5V_EXP
○P1.5V_EXP
○P1.5V_EXP
○P1.5V_EXP

○P1.8V_AUX
○P1.8V_AUX
○P1.8V_AUX
○P1.8V_AUX

○P3.3V_EXP




○P3.3V_MCD

○P5.0V_ALW
POWER
○P5.0V_AUD


○P5.0V_AMP

○P5.0V_AUX_USB



DESIGN	JM	DATE	1/10/2008	TITLE		Cambridge TP	SAMSUNG ELECTRONICS	
CHECK	YJ	DEV. STEP	PR					
APPROVAL	BJ	REV	1.0	UNDEF INED		PART NO.	BA41-009xxA	
MODULE CODE	LAST EDIT		August 24, 2008 14:34:27 PM			PAGE	17	OF 47




DESIGN	JM	DATE	3/19/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS		
CHECK	YJ	DEV. STEP	PR					
APPROVAL	BJ	REV	1.0					
MODULE CODE	undef ined	LAST EDIT	August 24, 2008 14:34:27 PM				PAGE	18
				s1g2 CPU (1/3)		PART NO.	BA41-009xxA	




CPU Socket : 0185482000





Bottom side decoupling
Decoupling between processor and Memory
Place close to processor as possible





DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0			
					RX781M (1/3)	PART NO. BA41M-009xxA
MODULE CODE		LAST EDIT		August 24, 2008 14:34:27 PM		PAGE 21 OF 47












DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0		SB700 (2/4)	PART NO. BA41-009xxA
MODULE CODE		LAST EDIT		August 24, 2008 14:34:27 PM	PAGE	25 OF 47





SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0		Strap	PART NO. BA41-009xxA
MODULE CODE	undefined	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	28	OF 47

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




DRAW	JM	DATE	1/10/2008	TITLE	Cambridge Main_Clock_Circuit CK for AMD CPU	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR	REV	1.0	PART NO. BA41-009xxA
APPROVAL	BJ	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	29	OF 47
MODULE CODE	undefined					

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


P3.3V_AUX & P5.0V_AUX

TONSEL VREF2
5V / 3.3V : 280KHz / 430KHz



P12V_ALW


DRAW	JM	DATE	11/8/2006	TITLE	Cambridge PWR_MV_3V_5V P3.3V_AUX / P5.0V_AUX	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR	REV	1.0	PART NO. BA41-009xxA
APPROVAL	BJ	LAST EDIT				
MODULE CODE	undefined					
					August 24, 2008 14:34:27 PM	PAGE 31 OF 47



DRAM	JM	DATE	12/5/2007	TITLE	Cambridge SC486 DDR2 POWER	SAMSUNG ELECTRONICS	
CHECK	YJ	DEV. STEP	PR				
APPROVAL	BJ	REV	1.0				
MODULE CODE	undefined	LAST EDIT	August 24, 2008 14:34:27 PM				PAGE

CPU VRM [INTERSIL]


VDD Freq = (R_VW & COMP / 2.33 + 0.29) uS
: 342.6KHz@6.8Kohm
VDD_NB Freq = 1 / ((1.5*10^-6) * Rfsetnb) Hz
: 303KHz@22Kohm




OFS(VFIXEN)(1Pin)		VFIXEN VID CODES		
SVC	SVD	VOUT		
3.3V	Disable	Enable	1.4V	
GND	Enable	Disable	1.2V	
5V	Disable	Disable	1.0V	
			0.8V	


Pre-PWROK Metal VID		
SVC	SVD	VOUT
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V

P1.2V_AUX




DRAW	JM	DATE	2/13/2008	TITLE	Cambridge Evaluation Board P1.8V_AUX, P1.5V	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0			
MODULE CODE		LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	36	OF 47





DRAW	JM	DATE	10/25/2006	TITLE	Cambridge	SAMSUNG
CHECK	YJ	DEV. STEP	PR	UNDEFINED	UNDEFINED	ELECTRONICS
APPROVAL	BJ	REV	1.0	UNDEFINED	UNDEFINED	PART NO.
MODULE CODE	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	38	OF	47



SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


DRAW	JM	DATE	10/25/2006	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR	UNDEFINED		
APPROVAL	BJ	REV	1.0	UNDEFINED		
MODULE CODE		LAST EDIT				
				August 24, 2008 14:34:27 PM	PAGE 39 OF 47	PART NO. BA41-009xxA

D

C

B


A



U515-4
M82-SCE-XT
4 / 4

0904-002407

Need to option




P3.3V

(DEFAULT : pull-down)

STRAP	PIN	DESCRIPTION
TX_PWRS_ENB	GPIO[0]	Transmitter Power Saving Enable 0: 50% Tx output swing 1: full Tx output swing
TX_DEEMPH_EN	GPIO[1]	Transmitter De-emphasis Enable 0: Tx De-emphasis disabled 1: Tx De-emphasis enabled
DEBUG_ACCESS	GPIO[4]	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.
ROMIDCFG[3:0]	GPIO[9,13:11]	When no ROM is attached, GPIO[9] is set to 0. GPIO[13:12] is used to select the frame buffer aperture size. GPIO[13:12] = 00: 128M frame buffer GPIO[13:12] = 01: 256M frame buffer GPIO[13:12] = 10: 64M frame buffer GPIO[13:12] = 11: reserved


VIDEO HEATSINK HOLE



SB thermal plate RHE assembly


DRAW	JM	DATE	10/25/2006	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR	UNDEFINED	UNDEFINED	
APPROVAL	BJ	REV	1.0	UNDEFINED	UNDEFINED	
MODULE CODE	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	40	OF 47	

LOWER SUB PARTITION




DRAW	JM	DATE	8/12/2006	TITLE	Cambridge Graphics_Memory(GDDR2)	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR	REV	1.0	PART NO. BA41-009xxA
APPROVAL	BJ	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	41	OF 47
MODULE CODE						

UPPER SUB PARTITION



DRAW	JM	DATE	8/12/2006	TITLE		SAMSUNG	
CHECK	YJ	DEV. STEP	PR	Cambridge Graphics_Memory(GDDR2)		ELECTRONICS	
APPROVAL	BJ	REV	1.0	Graphics_Memory_Nvidia #2		PART NO.	BA41-009xxA
MODULE CODE	LAST EDIT			August 24, 2008 14:34:27 PM		PAGE	42 OF 47

(AVE MAX : 14A)



M82-S $\begin{cases} \text{H} : 0.9\text{V} \\ \text{L} : 1.0\text{V} \end{cases}$ R596 = 27.4K


M82-SXT $\begin{cases} \text{H} : 0.9\text{V} \\ \text{L} : 1.2\text{V} \end{cases}$ R596 = 0

DRAM	JM	DATE 10/26/2006	TITLE Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP PR	UNDEFINED	
APPROVAL	BJ	REV 1.0	UNDEFINED	
MODULE CODE	LAST EDIT		August 24, 2008 14:34:27 PM	PART NO. BA41-009xxA PAGE 43 OF 47

DESIGN	JM	DATE	6/10/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0			
MODULE CODE	LAST EDIT		August 24, 2008 14:34:27 PM			
				PART NO.		BA41-009xxA

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

to 4th USB Sub Board Connector (16" Only)



DESIGN	JM	DATE	G/10/2008	TITLE Cambr idge		SAMSUNG ELECTRONICS	
CHECK	YJ	DEV. STEP	PR				
APPROVAL	BJ	REV	1.0				
				PART NO.		BA41-009xxA	
MODULE CODE		LAST EDIT		August 24, 2008 14:34:27 PM		PAGE	45 OF 47

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CP10<0>
CP10<1>
CP10<9>

CP10<11>
CP10<12>
CP10<13>

CHG_BGATE
CHG_DCPRN
CLK3_NB14

CLPC3_CLK0
CLPC3_CLK1

OPC13_CLK2
OPC13_CLK3
OPC13_CLK4
OPC13_CLK5

OPEX3_RST#

CHP3_A_RST#
CHP3_RTCLK

CLK3_PWRGD#

KBC5_KSI<1>

OBCG3_HSYNC
OBCG3_VSYNC

BG_EGFX
BG_P1.2V
BP1.2V
BP1.8V
BP2.5V
BP1.2V_AUX
BP3.3V_GFX
BP5.0V_SUB
BP5.0V_AUX_SUB
BVDD_5.0V
BVDD_CPU_NB
BAD_DC
BCPU_CORE0
BCPU_CORE1
BG_ODD
BG_USB

PEG3_BKL TEN
VGA3_VOLTAGE_ID
PEG3_HPD_HDMI
PEG3_LCDVDDON

CHP3_NB_PWRGD
CHP3_SB_TEST0
CHP3_SB_TEST2


KBC3_LED_ACTN#
KBC3_NB_PWRGD
PEG5_HDMI_DATA

CCORE3_PWRGD
GFX3_THERMTRIP
GFX3_THERMDN
GFX3_THERMDP

CLK3_GFX_27M_SS
SPI3_GP1014
CLK3_GFX_27M


DESIGN	JM	DATE	6/27/2008	TITLE	Cambr idge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0			
MODULE CODE	LAST EDIT		August 24, 2008 14:34:27 PM		PAGE	46 OF 47

THERMAL SENSOR & FAN CONTROL




DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG
CHECK	YJ	DEV. STEP	PR	thermal_Sensor_SMSC_Enc2102		ELECTRONICS
APPROVAL	BJ	REV	1.0	thermal_Sensor_SMSC_Enc2102	PART NO.	BA41-009xxA
MODULE CODE		LAST EDIT				
				August 24, 2008 14:34:27 PM	PAGE	68 OF 64

DDR SO-DIMM #0
Height : 5.2mm (Reverse)



DDR500-1
DDR2-SODIMM-200P-RVS
1/2


EMC Request('08.06.16)



ME POWER RAIL UNDER ME ENABLE

P1.8V_AUX

DDR500-2
DDR2-SODIMM-200P-RVS
2/2




MCH3_EXTTS0#

MEM1_VREF



EMC Solution('07.10.18)





3709-001341
Tycor/Foxcon : 3709-001341
Suyin : 3709-001502




DRAW	JM	DATE	1/10/2008	TITLE	Cambridge SODIMM_DDR2 SODIMM_DDR2 #1	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			PART NO. BA41-009xxA
APPROVAL	BJ	REV	1.0			
MODULE CODE		LAST EDIT				
				August 24, 2008 14:34:27 PM	PAGE 64	OF 64



D:/users/mobile59/mentor/nice2/CMBRC_pr1_080822_02/design_blocks/SODIMM_DDR2




Place near SO-DIMM0



Place near SO-DIMM1


DRAW	JM	DATE	1/10/2008	TITLE	Cambridge SODIMM_DDR2 SODIMM_DDR2 #3	SAMSUNG ELECTRONICS PART NO. BA41-009xxA
CHECK	YJ	DEV. STEP	PR	REV	1.0	
APPROVAL	BJ	LAST EDIT				
MODULE CODE						
August 24, 2008 14:34:27 PM						PAGE 66 OF 64

- SPI ROM LIST -




1MB(8Mbit)

02	VERIFY REAL MODE	66	CONFIGURE ADVANCE CACHE REG.
03	DISABLE NMI	6A	DISPLAY EXTERNAL CACHE SIZE
04	GET CPU TYPE	6C	DISPLAY SHADOW MESSAGE
06	INIT. SYSTEM H/W	6E	DISPLAY NON-DISPOSABLE SEGMENT
08	INIT. CHIPSET REG.	70	DISPLAY ERROR MESSAGE
09	SET IN POST FLAG	72	CHECK FOR CONFIGURATION ERROR
0A	INIT CPU.REG	74	TEST REAL-TIME CLOCK
0B	CPU CACHE ON	76	CHECK FOR KEYBOARD EERROR
0C	INIT.CACHE TO POST	7C	SETUP HARDWARE INTERRUPT VECTOR
0E	INIT. I/O VALUE	7E	TEST COPROCESSOR IF PRESENT
0F	ENABLE THE L-BUS IDE	80	DISABLE ON-BOARD I/O PORT
10	INIT. POWER MANAGER	82	DETECT AND INSTALL EXT.RS232C
11	LOAD ALTERNATE REG.	84	DETECT AND INSTALL EXT.PARALLEL
13	PCI BUS MASTER RESET	86	RE-INIT. ON-BOARD I/O PORT
	WITH INITIAL POST VALUE	88	INIT. BIOS DATA ROM
14	INIT. KEYBOARD CONTROLLER	8A	INIT.EXTENDED BIOS DATA AREA
16	CHECK CHECKSUM	8C	INIT. FDD CONTROLLER
18	8254 TIMER INIT.	9A	SHADOW OPTION ROMS
1A	8237 DMA CONTROLLER INIT.	9C	SETUP POWER MANAGEMENT
1C	RESET INTERRUPT CONTROLLER	9E	ENABLE H/W INTERRUPT
20	TEST DRAM REFRESH	A0	SET TIME OF DAY
22	TEST 8742 KEYBOARD CONTROLLER	A4	INIT. TYPOMATIC RATE
24	SET ES SEGMENT REG. TO 4GB	A8	ERASE F2 PROMPT
26	ENABLE A20	AA	SCAN FOR F2 KEY STROKE
28	AUTO SIZING DRAM	AC	ENTER SETUP
32	COMPUTE THE CPU SPEED	AE	CLEAR IN POST FLAG
34	TESET CMOS RAM	B0	CHECK FOR ERRORS
38	SHADOW SYSTEM BIOS ROM	B2	POST DONE-PREPARE TO BOOT O/S
3A	AUTO SIZING CACHE	B4	ONE BEEP
3C	CONFIGURE ADVANCED CHIPSET REG.	B6	CHECK PASSWORD (OPTION)
3D	LOAD ALTER REG. WITH CMOS VALUE	B7	ACPI INIT
42	INIT. INTERRUPT VECTOR	BA	DMI INIT
44	INIT. BIOS INTERRUPT	BE	CLEAR SCREEN
46	CHECK ROM COPYRIGHT NOTICE	C0	TRY BOOT WITH INT19
47	INIT. I20 SUPPORT IF INSTALLED	D0	INTERRUPT HANDLER ERROR
48	CHECK VIDEO CONFIGURE AGAINST CMOS	D2	UNKNOWN INTERRUPT ERROR
49	INIT. PCI BUS AND DEVICE	D4	PENDING INTERRUPT ERROR
4A	INIT. ALL VIDEO BIOS ROM	D6	SHUTDOWN 5
4C	SHADOW VIDEO BIOS ROM	D8	SHUTDOWN ERROR
50	DISPLAY CPU TYPE AND SPEED	DA	EXTENDED BLOCK MOVE
52	TEST KEYBOARD	DC	SHUTDOWN 10
54	SET KEYCLICK IF ENABLED	89	ENABLE NMI
56	ENABLE KEYBOARD	90	INIT. HDD CONTROLLER
58	TEST FOR UNEXPECTED INTERRUPTS	91	INIT. LOCAL BUS HDD CONTROLLER
5A	DISPLAY "PRESS SETUP"	92	JUMP TO USER PATCH 2
5C	TEST RAM BETWEEN 512K AND 640K	94	DISABLE A20 ADDRESS LINE
60	TEST EXTENDED MEMORY	96	CLEAR HUGE ES SEGMENT REG.
62	TEST EXTENDED MEMORY ADDRESS LINE	98	SEARCH FOR OPTION ROMS
64	JUMP TO USER PATCH 1		





DRAW	JM	DATE	1/10/2008	TITLE	Cambridge PCIE_Minicard_Slot PCIE_Minicard_Slot	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			PART NO. BA41-009xxA
APPROVAL	BJ	REV	1.0			
MODULE CODE	undefined	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	62	OF 64




DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR	HDA_Codec_Alc262		
APPROVAL	BJ	REV	1.0	HDA_Codec_Alc262 #1	PART NO.	BA41-009xxA
MODULE CODE	undefined	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	49	OF 64

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.




INTERNAL STEREO SPEAKERS



DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG
CHECK	YJ	DEV. STEP	PR	HDA_Codec_A1c262	HDA_Codec_A1c262	ELECTRONICS
APPROVAL	BJ	REV	1.0	HDA_Codec_A1c262 #2	PART NO.	BA41-009xxA
MODULE CODE	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	50	OF	64

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.





DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR	HDA_Codec_Alc262		
APPROVAL	BJ	REV	1.0	HDA_Codec_Alc262 #3	PART NO.	BA41-009xxA
MODULE CODE	undefined	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	51	OF 64

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.


HEADPHONE



The traces led to Audio Jacks have the width over 10mil

DRAW	JM	DATE	1/10/2008	TITLE Cambridge HDA_Codec_Alc262		SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0	HDA_Codec_Alc262 #4		
MODULE CODE		LAST EDIT		PART NO.	BA1-009xxA	
August 24, 2008 14:34:27 PM				PAGE	52	OF 64


Main to HDD



DRAW	JM	DATE	1/10/2008	TITLE	Cambr i d g e HDD_IF_Conn HDD_IF_Conn	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0			PART NO.
MODULE CODE	LAST EDIT			August 24, 2008 14:34:27 PM	PAGE 54	OF 64


Samsung
Confidential

SATA ODD




DRAW	JM	DATE	1/10/2008	Cambridge ODD_IF_Conn ODD_IF_Conn		SAMSUNG ELECTRONICS	
CHECK	YJ	DEV. STEP	PR				
APPROVAL	BJ	REV	1.0				
				PART NO.		BA41-009xxA	
MODULE CODE		LAST EDIT		August 24, 2008 14:34:27 PM		PAGE	60 OF 64

1 PORT USB CONNECTOR




DRAW	JM	DATE	1/10/2008	Cambridge USB_1Port USB_1Port	SAMSUNG ELECTRONICS	
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0		PART NO.	BA41-009xxA
MODULE CODE	LAST EDIT				August 24, 2008 14:34:27 PM	PAGE 70 OF 64



DRAW	JM	DATE	1/10/2008	TITLE	Cambridge USB_2Port USB_2Port	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0			
MODULE CODE	LAST EDIT		August 24, 2008 14:34:27 PM		PAGE	71 OF 64


MDC Connector



(Bottom)

DRAW	JM	DATE	1/10/2008	TITLE	Cambridge HDA_Modem HDA_Modem	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			PART NO. BA41-009xxA
APPROVAL	BJ	REV	1.0			
MODULE CODE		LAST EDIT		August 24, 2008 14:34:27 PM	PAGE 53	OF 64


80H DECODER CONNECTOR



DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR	Other_Debug_80		
APPROVAL	BJ	REV	1.0	Other_Debug_80	PART NO.	
MODULE CODE	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	61	OF 64	

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.







DRAW	JM	DATE	1/10/2008	TITLE	Cambridge Interface_Circuit Graphics_IF_CRT	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			PART NO. BA41-009xxA
APPROVAL	BJ	REV	1.0			
MODULE CODE		LAST EDIT				


August 24, 2008 14:34:27 PM PAGE 46 OF 64

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	JM	DATE	1/10/2008	TITLE	Cambridge Interface_Circuit Graphics_IF_LCD	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			PART NO.
APPROVAL	BJ	REV	1.0			BA41-009xxA
MODULE CODE		LAST EDIT				
August 24, 2008 14:34:27 PM						PAGE 12 of 12




Put this LED located near PWRSW from ME recommendation
Power LED, Blue color




DRAW	JM	DATE	1/10/2008	TITLE	Cambridge MIO_Switch MIO_Switch	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0			
MODULE CODE		LAST EDIT		August 24, 2008 14:34:27 PM		PART NO. BA41-009xxA
				PAGE	59	OF 64

KEYBOARD




DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR	KBD_IF_Conn	KBD_IF_Conn	
APPROVAL	BJ	REV	1.0			
MODULE CODE		LAST EDIT				
				August 24, 2008 14:34:27 PM	PAGE 55 OF 64	

Bluetooth Interface



DRAW	JM	DATE	1/10/2008	TITLE	Cambridge	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR	Bluetooth_IF_Conn		
APPROVAL	BJ	REV	1.0	Bluetooth_IF_Conn		
MODULE CODE	LAST EDIT				August 24, 2008 14:34:27 PM	PAGE 44 OF 64


TOUCHPAD




DRAW	JM	DATE	1/10/2008	TITLE	Cambridge Touchpad_IF_Conn Touchpad_IF_Conn	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			PART NO. BA41-009xxA
APPROVAL	BJ	REV	1.0			
MODULE CODE		LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	69	OF 64

[illegible]

DRAM	JM	DATE	1/10/2008	TITLE Cambridge Camera_IF_Conn Camera_IF_Conn	SAMSUNG ELECTRONICS			
CHECK	YJ	DEV. STEP	PR					
APPROVAL	BJ	REV	1.0				PART NO.	BA41-009xxA
MODULE CODE	LAST EDIT		August 24, 2008 14:34:27 PM				PAGE 45 OF 64	




ADAPTERIN/CHARGING LED




DRAW	JM	DATE	1/10/2008	TITLE	Cambridge LED_Switch LED_Switch	SAMSUNG ELECTRONICS	
CHECK	YJ	DEV. STEP	PR				
APPROVAL	BJ	REV	1.0				
MODULE CODE	LAST EDIT		August 24, 2008 14:34:27 PM				PAGE

LID_SWITCH



DRAW	JM	DATE	1/10/2008	TITLE	Cambridge LID_Switch LID_Switch	SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0			
MODULE CODE	LAST EDIT			August 24, 2008 14:34:27 PM	PAGE 57 OF 64	PART NO. BA41-009xxA

POWER DISCHARGER



DRAW	JM	DATE	1/10/2008	TITLE		SAMSUNG ELECTRONICS
CHECK	YJ	DEV. STEP	PR			
APPROVAL	BJ	REV	1.0	Cambridge PWR_MV_DisCharger DISCHARGING LOGIC		PART NO. BA41-009xxA
MODULE CODE	undefined	LAST EDIT	August 24, 2008 14:34:27 PM	PAGE	63	OF 64

Sheet1 ----- Root[sheet1]
Sheet2 ----- Root[sheet2]
Sheet3 ----- Root[sheet3]
Sheet4 ----- Root[sheet4]
Sheet5 ----- Root[sheet5]
Sheet6 ----- Root[sheet6]
Sheet7 ----- Root[sheet7]
Sheet8 ----- Root[sheet8]
Sheet9 ----- Root[sheet9]
Sheet10 ----- Root[sheet10]
Sheet11 ----- Root[sheet11]
Sheet12 ----- Root[sheet12]
Sheet13 ----- Root[sheet13]
Sheet14 ----- Root[sheet14]
Sheet15 ----- Root[sheet15]
Sheet16 ----- Root[sheet16]
Sheet17 ----- Root[sheet17]
Sheet18 ----- Root[sheet18]
Sheet19 ----- Root[sheet19]
Sheet20 ----- Root[sheet20]
Sheet21 ----- Root[sheet21]
Sheet22 ----- Root[sheet22]
Sheet23 ----- Root[sheet23]
Sheet24 ----- Root[sheet24]
Sheet25 ----- Root[sheet25]
Sheet26 ----- Root[sheet26]
Sheet27 ----- Root[sheet27]
Sheet28 ----- Root[sheet28]
Sheet29 ----- Root[sheet29]
Sheet30 ----- Root[sheet30]
Sheet31 ----- Root[sheet31]
Sheet32 ----- Root[sheet32]
Sheet33 ----- Root[sheet33]
Sheet34 ----- Root[sheet34]
Sheet35 ----- Root[sheet35]
Sheet36 ----- Root[sheet36]
Sheet37 ----- Root[sheet37]
Sheet38 ----- Root[sheet38]
Sheet39 ----- Root[sheet39]
Sheet40 ----- Root[sheet40]
Sheet41 ----- Root[sheet41]
Sheet42 ----- Root[sheet42]
Sheet43 ----- Root[sheet43]
Sheet44 ----- Root[sheet44]
Sheet45 ----- Root[sheet45]
Sheet46 ----- Root[sheet46]
Sheet47 ----- Root[sheet47]
Sheet48 ----- Thermal_Sensor_SMSC_Emc2102[sheet1]
Sheet49 ----- SODIMM_DDR2[sheet1]
Sheet50 ----- SODIMM_DDR2[sheet2]

Sheet51 ----- SODIMM_DDR2[sheet3]
Sheet52 ----- SPI_BIOS_ROM[sheet1]
Sheet53 ----- PCIe_Minicard_Slot[sheet1]
Sheet54 ----- HDA_Codec_Alc262[sheet1]
Sheet55 ----- HDA_Codec_Alc262[sheet2]
Sheet56 ----- HDA_Codec_Alc262[sheet3]
Sheet57 ----- HDA_Codec_Alc262[sheet4]
Sheet58 ----- MICOM_Renesas2110_100p[sheet1]
Sheet59 ----- HDD_IF_Conn[sheet1]
Sheet60 ----- ODD_IF_Conn[sheet1]
Sheet61 ----- USB_1Port[sheet1]
Sheet62 ----- USB_2Port[sheet1]
Sheet63 ----- HDA_Modem[sheet1]
Sheet64 ----- Other_Debug_80[sheet1]
Sheet65 ----- Graphics_IF_CRT[sheet1]
Sheet66 ----- Graphics_IF_CRT[sheet2]
Sheet67 ----- Graphics_IF_CRT[sheet3]
Sheet68 ----- MIO_Switch[sheet1]
Sheet69 ----- KBD_IF_Conn[sheet1]
Sheet70 ----- Bluetooth_IF_Conn[sheet1]
Sheet71 ----- Touchpad_IF_Conn[sheet1]
Sheet72 ----- Camera_IF_Conn[sheet1]
Sheet73 ----- LED_Switch[sheet1]
Sheet74 ----- LID_Switch[sheet1]
Sheet75 ----- PWR_MV_DisCharger[sheet1]