

SuZhou

CPU : Intel Arrandale
Chip Set : Intel Ibex Peak(PM55)
GFX : N11P / M-GE(40nm)
Remarks : Calpella Platform

Model Name : SuZhou-MH
PBA Name : MAIN
PCB Code : BA41-01190A
Dev. Step : PVR
Revision : 1.0
T.R. Date : 2009.11.3

Design	CHECK	APPROVAL
Xiaohong Zhang	Rujin Zheng	BC Lee


■ Owner : SEC Mobile R & D Signature : X

Table of Contents

sheet1.	Cover	-- (1)
sheet2.	Block Diagram	-- (2)
sheet3.	Board Information	-- (3)
sheet4.	Power Diagram	-- (4)
sheet5.	Power Rail Analysis	-- (5)
sheet6.	Power Sequence	-- (6)
sheet7.	Clock Distribution	-- (7)
sheet8.	Clock	-- (8)
sheet13.	Thermal & FAN	-- (13)
sheet9-12.	CPU Arrandale	-- (9-12)
sheet14-15.	DDR3 SO-DIMM	-- (14-15)
sheet16-21.	PCH IBEX	-- (16-21)
sheet22.	SPI ROM	-- (22)
sheet23-27.	N11P GE1	-- (23-27)
sheet28-32.	gDDR3	-- (28-32)
sheet33.	CRT	-- (33)
sheet34.	LCD	-- (34)
sheet35.	HDMI	-- (35)
sheet36-37.	Audio	-- (36-37)
sheet38.	LAN	-- (38)
sheet39.	HDD & ODD	-- (39)
sheet40.	WLAN	-- (40)
sheet41.	Express Card	-- (41)
sheet42.	e-SATA	-- (42)
sheet43.	BT & Camera	-- (43)
sheet44.	3 IN 1	-- (44)
sheet45.	USB	-- (45)
sheet46.	MICOM	-- (46)
sheet47.	KBD & TP & LID	-- (47)
sheet48.	LED	-- (48)
sheet49.	Charger	-- (49)
sheet50.	P3.3V_AUX & P5.0V_AUX	-- (50)
sheet51.	Chipset Power	-- (51)
sheet52.	DDR3 Power	-- (52)
sheet53.	CPU VRM	-- (53)
sheet54.	GFX_CORE	-- (54)
sheet55.	Switch Power	-- (55)
sheet56.	Power discharger	-- (56)
sheet57.	ME Informations	-- (57)

DESIGN	Xiaohong Zhang	DATE	8/14/2009	TITLE	Suzhou_M	SAMSUNG
CHECK	Rujin Zheng	DEV. STEP	PV			ELECTRONICS
APPROVAL	BC LEE	REV	1.0			PART NO.
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	1 OF 62	BA41-01190/1/2A

BLOCK DIAGRAM



DESIGN	Xiaohong Zhang	DATE	8/14/2009	TITLE	Suzhou_M	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV		UNDEFINED	
APPROVAL	BC LEE	REV	1.0		UNDEFINED	
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	2 OF 62	

BOARD INFORMATION

SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Voltage Rails	Active in
VDC P3.3V_MICOM P5.0V_ALW P5.0V_STB	Primary DC system power supply (7 to 21V) 3.3V always power rail (for Micom) 5.0V always power rail 5.0V always power rail
P5.0V_AUX P3.3V_AUX P1.5V_AUX	5.0V switched on power rail (off in S4-S5) 3.3V switched on power rail (off in S4-S5) 1.5V power rail for DDR (off in S4-S5)
P5.0V P3.3V P1.8V P1.5V P0.75V	5.0V switched power rail (off in S3-S5) 3.3V switched power rail (off in S3-S5) 1.8V switched power rail (off in S3-S5) 1.5V switched power rail (off in S3-S5) 0.9V power rail for DDR (off in S3-S5)
VCC_CORE EGFX_CORE P1.05V (VCCP) P1.1V_VTT	Core Voltage for CPU Core Voltage for GPU VCC for Clarkfield & IBEX Peak VTT for CLARDSFIELD & IBEX Peak

USB PORT Assign		PCI Express Assign	
PORT #	ASSIGNED TO	PORT #	ASSIGNED TO
0	SYSTEM PORT 0	1	Mini Card 1 (WLAN)
1	SYSTEM PORT 1	2	NC
2	Mini PCI Express 1	3	EXPRESS CARD
3	NC	4	NC
4	SYSTEM PORT 4	5	NC
5	EXPRESS CARD	6	NC
6	NC (N/A WITH HM55)	7	NC (N/A WITH HM55)
7	NC (N/A WITH HM55)	8	NC (N/A WITH HM55)
8	Multi Memory Card Controller		
9	SYSTEM PORT 9		
10	Bluetooth		
11	Camera		
12	NC		
13	NC		

SATA PORT Assign	
PORT #	ASSIGNED TO
0	HDD
1	ODD
2	(N/A WITH HM55)
3	(N/A WITH HM55)
4	e-SATA

Crystal / Oscillator

TYPE	FREQUENCY	DEVICE	USAGE
Crystal	32.768KHz	IBEX-PEAK	Real Time Clock
Crystal	10MHz	MICOM	HD64F2169/2160
Crystal	14.318MHz	CLOCK-Generator	CK-505
Crystal	25MHz	LAN	Intel LAN
Crystal	25MHz	IBEX PEAK	

LCD Pannel Detect (TBD)

Devices	Resolution	PANNEL_DETECT_0
---------	------------	-----------------


I²C / SMB Address

Devices	Address	Hex	Bus
IBEX PEAK	Master	-	SMBUS Master
CPU Thermal Sensor	0111 101x	7Ah	Thermal Sensor
SODIMM0	1010 000x	A0h	-
SODIMM1	1010 010x	A4h	-
Thermal Sensor on SODIMM0	0011 000x	30h	-
Thermal Sensor on SODIMM1	0011 010x	34h	-
CK-505M Shrink(Clock Generator)	1101 001x	D2h	Clock, Unused Clock Output Disable
Thermal Sensor on board	1101 100x	98h	
Power thermal management TS	1101 011x	96h	

DESIGN	Xiaohong Zhang	DATE	8/14/2009	TITLE	Suzhou_M	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV		UNDEF INED	
APPROVAL	BC LEE	REV	1.0		UNDEF INED	
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	3 OF 62	

POWER DIAGRAM

Rev 0.1




DESIGN	Xiaohong Zhang	DATE	8/14/2009	TITLE	Suzhou_M	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV		UNDEFINED	
APPROVAL	BC LEE	REV	1.0		UNDEFINED	
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	4 OF 62	

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

POWER RAILS ANALYSIS

Rev. 0.6 (060920)




Value by Datasheet/Application notes (Value by measurement)


DESIGN	Xiaohong Zhang	DATE	8/14/2009	TITLE	Suzhou_M	SAMSUNG
CHECK	Rujin Zheng	DEV. STEP	PV		UNDEFINED	ELECTRONICS
APPROVAL	BC LEE	REV	1.0		UNDEFINED	PART NO.
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM			BA41-01190/1/2A
				PAGE	5	OF 62

PRELIMINARY

POWER SEQUENCE Rev. 0.5



DESIGN	Xiaohong Zhang	DATE	8/14/2009	TITLE	Suzhou_M	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV		UNDEFINED	
APPROVAL	BC LEE	REV	1.0		UNDEFINED	
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	6 OF 62	



SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CK505M SHRINK VERSION

CPU_MODE SEL

Pin 30	CPU_0	CPU_1
CPU_SEL = 0	133MHz	133MHz
CPU_SEL = 1	100MHz	100MHz

*CPU_SEL During CK_PWRGD# Latch



DRAW	Xiaohong Zhang	DATE	8/12/2006	TITLE	Suzhou_M	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV		Main_Clock_Circuit	
APPROVAL	BC LEE	REV	1.0		CK_Clock_505M	
MODULE CODE	undefined	LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	8 OF 62	

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

THERMAL SENSOR & FAN CONTROL

ADDRESSSEL MODE

0	0101 111xb
✓ HIGH Z	0111 101xb (7A)
1	0101 110xb

SHDNSEL MODE



0	INTEL TR MODE
✓ HIGH Z	AMD CPU/DIODE MODE
1	EXT.DIODE 2 MODE

TRIPSET Resistor Setting (60 ~ 122 C)


60	0.0
95	1500
96	1580
97	1690
98	1820
99	1960
100	2050
101	2210
102	2370
✓ 103	2550
104	2740
105	2940
122	49900

$$V_{Trip} = (T_{Trip} - T_{Min}) / 80$$

V_{Trip} : TRIPSET Voltage
 T_{Min} : Minimum Temperature



ARRANDALE PROCESSOR (DMI,PEG, FDI)



DESIGN	Xiaohong Zhang	DATE	12/18/2008	TITLE	Suzhou_M CLARKSFIELD 1/5	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	10 OF 62	

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.




DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B

DESIGN	Xiaohong Zhang	DATE	12/18/2008	TITLE	Suzhou_M CLARKSFIELD 2/5	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	LAST EDIT		October 10, 2009 00:22:55 AM			
				PART NO.	BA41-01190/1/2A	

ALL VTT DECAP IS SHARED(10uFX9, 22uFx7)

VTT_SEL	VOLTAGE	CPU
1	P1.05V	AUBUNDALE
0	P1.1V	CLARKS FIELD



DESIGN	Xiaohong Zhang	DATE	12/18/2008	TITLE	Suzhou_M CLARKSFIELD 3/5	SAMSUNG ELECTRONICS	
CHECK	Rujin Zheng	DEV. STEP	PV				
APPROVAL	BC LEE	REV	1.0				
MODULE CODE	LAST EDIT		October 10, 2009 00:22:55 AM				PAGE
				PART NO.		BA41-01190/1/2A	

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

J1-5
ARD/CFD_PG45 / 5

VSS1	VSS81	AE34
AR17	VSS2	AE35
AR31	VSS3	AE36
AR28	VSS4	AE37
AR26	VSS5	AE38
AR24	VSS6	AE39
AR23	VSS7	AE40
AR20	VSS8	AE41
AR17	VSS9	AE42
AR15	VSS10	AE43
AR12	VSS11	AE44
AR9	VSS12	AE45
AR6	VSS13	AE46
AR3	VSS14	AE47
AP20	VSS15	AE48
AP17	VSS16	AE49
AP13	VSS17	AE50
AP10	VSS18	AE51
AP7	VSS19	AE52
AP4	VSS20	AE53
AP2	VSS21	AE54
AN34	VSS22	AE55
AN31	VSS23	AE56
AN23	VSS24	AE57
AN20	VSS25	AE58
AN17	VSS26	AE59
AN14	VSS27	AE60
AM29	VSS28	AE61
AM27	VSS29	AE62
AM25	VSS30	AE63
AM20	VSS31	AE64
AM17	VSS32	AE65
AM14	VSS33	AE66
AM11	VSS34	AE67
AM8	VSS35	AE68
AM5	VSS36	AE69
AM2	VSS37	AE70
AL34	VSS38	AE71
AL31	VSS39	AE72
AL23	VSS40	AE73
AL20	VSS41	AE74
AL17	VSS42	AE75
AL12	VSS43	AE76
AL9	VSS44	AE77
AL6	VSS45	AE78
AL3	VSS46	AE79
AK29	VSS47	AE80
AK27	VSS48	AE81
AK25	VSS49	AE82
AK20	VSS50	AE83
AK17	VSS51	AE84
AK13	VSS52	AE85
AK9	VSS53	AE86
AK6	VSS54	AE87
AK3	VSS55	AE88
AK1	VSS56	AE89
AK0	VSS57	AE90
AK0	VSS58	AE91
AK0	VSS59	AE92
AK0	VSS60	AE93
AK0	VSS61	AE94
AK0	VSS62	AE95
AK0	VSS63	AE96
AK0	VSS64	AE97
AK0	VSS65	AE98
AK0	VSS66	AE99
AK0	VSS67	AE100
AK0	VSS68	AE101
AK0	VSS69	AE102
AK0	VSS70	AE103
AK0	VSS71	AE104
AK0	VSS72	AE105
AK0	VSS73	AE106
AK0	VSS74	AE107
AK0	VSS75	AE108
AK0	VSS76	AE109
AK0	VSS77	AE110
AK0	VSS78	AE111
AK0	VSS79	AE112
AK0	VSS80	AE113

VSS161	VSS172	VSS173	VSS174	VSS175	VSS176	VSS177	VSS178	VSS179	VSS180	VSS181	VSS182	VSS183	VSS184	VSS185	VSS186	VSS187	VSS188	VSS189	VSS190	VSS191	VSS192	VSS193	VSS194	VSS195	VSS196	VSS197	VSS198	VSS199	VSS200	VSS201	VSS202	VSS203	VSS204	VSS205	VSS206	VSS207	VSS208	VSS209	VSS210	VSS211	VSS212	VSS213	VSS214	VSS215	VSS216	VSS217	VSS218	VSS219	VSS220	VSS221	VSS222	VSS223	VSS224	VSS225	VSS226	VSS227	VSS228	VSS229	VSS230	VSS231	VSS232	VSS233
--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------

NCTF
AT35
AT1
AR34
B34
B2
B1
A35
CPU_VSS_NCTF3
CPU_VSS_NCTF4
CPU_VSS_NCTF5
CPU_RSVD17_TP
CPU_RSVD18_TP

R650
3.01K 1%
CPU_CFG_7_R_MN

AP25	RSVD1	RSVD32	AJ13
AL25	RSVD2	RSVD33	AJ12
AL24	RSVD3	RSVD34	AH25
AL22	RSVD4	RSVD35	AK26
AJ33	RSVD5	RSVD36	AL26
AG9	RSVD6	RSVD_NCTF_37	AR2
M27	RSVD7	RSVD38	AJ26
L25	RSVD8	RSVD39	AJ27
J17	SA_DIMM_VREFDQ		
H17	SB_DIMM_VREFDQ		
G25	RSVD11		
C17	RSVD12	RSVD_NCTF_40	AP1
E31	RSVD13	RSVD_NCTF_41	AT2
E30	RSVD14	RSVD_NCTF_42	AT3
		RSVD_NCTF_43	AR1
AM30	CFG_0	RSVD45	AL28
AM28	CFG_1	RSVD46	AL29
AP31	CFG_2	RSVD47	AP30
AL32	CFG_3	RSVD48	AP32
AL30	CFG_4	RSVD49	AL27
AM31	CFG_5	RSVD50	AT32
AM29	CFG_6	RSVD51	AP33
AM32	CFG_7	RSVD52	AR33
AK32	CFG_8	RSVD53	AT33
AK31	CFG_9	RSVD_NCTF_54	AJ34
AK28	CFG_10	RSVD_NCTF_55	AP35
AJ28	CFG_11	RSVD_NCTF_56	AR35
AK30	CFG_12	RSVD_NCTF_57	AR32
AK32	CFG_13	RSVD58	
AJ29	CFG_14	RSVD_TP_59	E15
CFG_15	RSVD_TP_60		F15
CFG_16	RSVD_TP_61		A2
CFG_17	KEY		D15
RSVD_TP_86	RSVD62		C15
	RSVD63		AJ15
	RSVD64		AH15
	RSVD65		
B19	RSVD15		AA5
A19	RSVD16		AA4
A20	RSVD17		R8
B20	RSVD18		AD3
U9	RSVD19	RSVD_TP_66	AD2
T9	RSVD20	RSVD_TP_67	AA2
AC9	RSVD21	RSVD_TP_68	AA1
AB9	RSVD22	RSVD_TP_69	R9
		RSVD_TP_70	AC7
		RSVD_TP_71	AE3
		RSVD_TP_72	V4
		RSVD_TP_73	V5
		RSVD_TP_74	N2
		RSVD_TP_75	AD5
		RSVD_TP_76	AD7
		RSVD_TP_77	W2
		RSVD_TP_78	N3
		RSVD_TP_79	AE5
		RSVD_TP_80	AD9
		RSVD_TP_81	
		RSVD_TP_82	
		RSVD_TP_83	
		RSVD_TP_84	
		RSVD_TP_85	
J29	RSVD26		
J28	RSVD27		
A34	RSVD_NCTF_28		
A33	RSVD_NCTF_29		
C35	RSVD_NCTF_30		
B35	RSVD_NCTF_31		
	(VSS) RSVD86		AP34


CFG Straps for Processor

PCI Express Configuration Select		ALL nostuff
CFG0	1 : Single PEG 0 : Bifunction enabled	
PCI Express Static Lane Reversal		
CFG3	1 : Normal operation 0 : Lane Reversed	
Display Port Presence		
CFG4	1 : Disabled - No DP device is connected to eDP 0 : Enabled - (DP device is connected to eDP	
PCIe 2.0 SUPPORT		
CFG7	1 : Normal operation 0 : PCIe2.0 Jitter support	

DESIGN	Xiaohong Zhang	DATE	12/18/2008	TITLE	Suzhou_M	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV		CLARKSFIELD	
APPROVAL	BC LEE	REV	1.0		4/5	
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	13 OF 62	

DDR SO-DIMM #0


Height : 5.2mm (Reverse)



DRAW	Xiaohong Zhang	DATE	11/8/2006	TITLE	Suzhou_M SODIMM_REV DDR3 CH A	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	14 OF 62	


DDR SO-DIMM #1


Height : 9.2mm (Reverse)



DRAW	Xiaohong Zhang	DATE	11/8/2006	TITLE	Suzhou_M SODIMM_REV DDR3 CH B	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	15 OF 62	


THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.






SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

P1.1V,P1.1V M is P1.05V & P1.05V M ACTUALLY




DESIGN	Xiaohong Zhang	DATE	12/19/2008	TITLE	Suzhou_M	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV	PCH_IBEAX PEAK		
APPROVAL	BC LEE	REV	1.0	PCH_IBEAX PEAK(4/6)	PART NO.	
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	19 OF 62	

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.




SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




SPI_BIOS_ROM

16MBit





80H DECODER CONNECTOR



02	VERIFY REAL MODE	66	CONFIGURE ADVANCE CACHE REG.
03	DISABLE NMI	6A	DISPLAY EXTERNAL CACHE SIZE
04	GET CPU TYPE	6C	DISPLAY SHADOW MESSAGE
06	INIT. SYSTEM H/W	6E	DISPLAY NON-DISPOSABLE SEGMENT
08	INIT. CHIPSET REG.	70	DISPLAY ERROR MESSAGE
09	SET IN POST FLAG	72	CHECK FOR CONFIGURATION ERROR
0A	INIT CPU REG	74	TEST REAL-TIME CLOCK
0B	CPU CACHE ON	76	CHECK FOR KEYBOARD ERROR
0C	INIT CACHE TO POST	7C	SETUP HARDWARE INTERRUPT VECTOR
0E	INIT. I/O VALUE	7E	TEST COPROCESSOR IF PRESENT
0F	ENABLE THE L-BUS IDE	80	DISABLE ON-BOARD I/O PORT
10	INIT. POWER MANAGER	82	DETECT AND INSTALL EXT RS232C
11	LOAD ALTERNATE REG	84	DETECT AND INSTALL EXT PARALLEL
13	PCI BUS MASTER RESET	86	RE-INIT. ON-BOARD I/O PORT
		88	INIT. BIOS DATA ROM
	WITH INITIAL POST VALUE	8A	INIT. EXTENDED BIOS DATA AREA
14	INIT. KEYBOARD CONTROLLER	8C	INIT. FDD CONTROLLER
16	CHECK CHECKSUM	8E	SHADOW OPTION ROMS
18	8254 TIMER INIT	9C	SETUP POWER MANAGEMENT
1A	8237 DMA CONTROLLER INIT.	9E	ENABLE H/W INTERRUPT
1C	RESET INTERRUPT CONTROLLER	A0	SET TIME OF DAY
20	TEST DRAM REFRESH	A4	INIT. TYPEMATIC RATE
22	TEST 8742 KEYBOARD CONTROLLER	A8	ERASE F2 PROMPT
24	SET ES SEGMENT REG. TO 4GB	AA	SCAN FOR F2 KEY STROKE
26	ENABLE A20	AC	ENTER SETUP
28	AUTO SIZING DRAM	AE	CLEAR IN POST FLAG
32	COMPUTE THE CPU SPEED	B0	CHECK FOR ERRORS
34	TEST CMOS RAM	B2	POST DONE-PREPARE TO BOOT O/S
38	SHADOW SYSTEM BIOS ROM	B4	ONE BEEP
3A	AUTO SIZING CACHE	B6	CHECK PASSWORD (OPTION)
3C	CONFIGURE ADVANCED CHIPSET REG.	B7	ACPI INIT
3D	LOAD ALTER REG. WITH CMOS VALUE	BA	DMI INIT
42	INIT. INTERRUPT VECTOR	BE	CLEAR SCREEN
44	INIT. BIOS INTERRUPT	C0	TRY BOOT WITH INT19
46	CHECK ROM COPYRIGHT NOTICE	D0	INTERRUPT HANDLER ERROR
47	INIT. I20 SUPPORT IF INSTALLED	D2	UNKNOWN INTERRUPT ERROR
48	CHECK VIDEO CONFIGURE AGAINST CMOS	D4	PENDING INTERRUPT ERROR
49	INIT. PCI BUS AND DEVICE	D6	SHUTDOWN 5
4A	INIT. ALL VIDEO BIOS ROM	D8	SHUTDOWN ERROR
4C	SHADOW VIDEO BIOS ROM	DA	EXTENDED BLOCK MOVE
50	DISPLAY CPU TYPE AND SPEED	DC	SHUTDOWN 10
52	TEST KEYBOARD	D9	ENABLE NMI
54	SET KEYCLICK IF ENABLED	90	INIT. HDD CONTROLLER
56	ENABLE KEYBOARD	91	INIT. LOCAL BUS HDD CONTROLLER
58	TEST FOR UNEXPECTED INTERRUPTS	92	JUMP TO USER PATCH 2
5A	DISPLAY "PRESS... SETUP"	94	DISABLE A20 ADDRESS LINE
5C	TEST RAM BETWEEN 812K AND 640K	96	CLEAR HUGE ES SEGMENT REG.
60	TEST EXTENDED MEMORY	98	SEARCH FOR OPTION ROMS
62	TEST EXTENDED MEMORY ADDRESS LINE		
64	JUMP TO USER PATCH 1		

DRAW	Xiaohong Zhang	DATE	8/12/2006	TITLE	Suzhou_M	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV		SPI_BIOS_ROM	
APPROVAL	BC LEE	REV	1.0		SPI_BIOS_ROM	
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	22 OF 62	







SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

U5-3
N11P-GE1-B-A3


3 / 5



The schematic shows a power supply connection. A red line labeled "P1.05V_VTT" represents the power supply. It connects to a component labeled "B508", which is represented by a red square symbol. The component "B508" is connected to a component labeled "BLM18PG181SN".



SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	Xiaohong Zhang	DATE	8/14/2007	TITLE	Suzhou_M EXT NB9X	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV	REV	1.0	
APPROVAL	BC LEE	LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	27	OF 62
MODULE CODE						


N11x_40nm STRAP

Pin	Description	Activate
GPIO(0)	General Purpose	NC
GPIO(1)	HPD-C	NC
GPIO(2)	LCD0_BL_PWM	High
GPIO(3)	LCD0_VDD	High
GPIO(4)	LCD0_BL_EN	High
GPIO(5)	GPU VID0	00 0.8v 10 0.95v
GPIO(6)	GPU VID1	01 0.85v 11 1.03v
GPIO(7)	GPU VID2	NC
GPIO(8)	OVERT	LOW
GPIO(9)	ALERT	NC
GPIO(10)	MEM_VREF	NC
GPIO(11)	SLI_SYNC	NC


Pin	Description	Activate
GPIO(12)	PWR_LEVEL	NC
GPIO(13)	MEM_VID	NC
GPIO(14)	PWR_CTRL1	NC
GPIO(15)	HPD-E	High
GPIO(16)	FAN_PWM	NC
GPIO(17)	Reserved	NC
GPIO(18)	Reserved	NC
GPIO(19)	HPD-D	NC

STRAP PIN	BIT 3	BIT 2	BIT 1	BIT0
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]

RESISTOR	PULL UP	PULL DOWN
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



N11P-GE1 0xA29
N11M-GE1 0x0A75



	Bit3	Bit2	Bit1	Bit0	
ROMSO	0	0	0	1	27M
SCLK	0	0	1	0	DEVICE ID GFX TPYE
SI	0	0	1	1	gDDR3 1Gb
Strap2	1	0	0	1	N11P-GE1 DEVICE ID
Strap1	1	1	1	0	PEG PCIE swing level
Strap0	1	1	1	1	EDID_EN


N11P-GE1 0x0A29

	Bit3	Bit2	Bit1	Bit0	
ROMSO	0	0	0	1	27M
SCLK	0	0	1	0	DEVICE ID GFX TPYE
SI	0	0	1	1	gDDR3 1Gb
Strap2	0	1	0	1	N11P-GE1 DEVICE ID
Strap1	1	1	1	0	PEG PCIE swing level
Strap0	1	1	1	1	EDID_EN

N11M-GE1 0x0A75

C-Channel #1

N11P



DESIGN	Xiaohong Zhang	DATE	04/29/2009	TITLE	Suzhou_M	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV		GRAPHIC_MEM_1Gb C#1	
APPROVAL	BC LEE	REV	1.0		gDDR3_1Gb	
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	32 OF 62	

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

gDDR3 Memory PULL UP & PULL DOWN






DESIGN	Xiaohong Zhang	DATE	03/14/2009	TITLE	Suzhou_M PULL-UP&PULL-DOWN gDDR3_1Gb	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	LAST EDIT		October 10, 2009 00:22:55 AM	PAGE 33	OF 62	

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

CRT



Check "CRT3_DDCCLK/DATA" Voltage Level
 2N06 Can be replaced with SM6K2

CRT CONNECTOR




DESIGN	Xiaohong Zhang	DATE	01/08/2009	TITLE	Suzhou_M GRAPHICS_IF CRT	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	34 OF 62	

LVDS


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


Backlight On




LCD Power



Inverter Power




1Ch. LCD Connector




DESIGN	Xiaohong Zhang	DATE	01/08/2009	TITLE	Suzhou_M GRAPHICS_IF LVDS	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV			PART NO. BA41-01190/1/2A
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	35	OF 62

HDMI port for External Graphics



THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.


Codec Pin9 Setting	
S/B with Low Voltage IO	S/B without Low Voltage IO
Pin9 : 1.5V	Pin9 : 3.3V



DESIGN	Xiaohong Zhang	DATE	3/13/2009	TITLE	Suzhou_M HDA_ALC269_GR AUDIO CODEC	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	LAST EDIT		October 10, 2009 00:22:55 AM			
				PART NO.	BA41-01190/1/2A	


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DESIGN	Xiaohong Zhang	DATE	3/13/2009	TITLE	Suzhou_M	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV		HDA_ALC269_GR	
APPROVAL	BC LEE	REV	1.0		AUDIO INPUT/OUTPUT	
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	38 OF 62	


THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.



DESIGN	Xiaohong Zhang	DATE	10/6/2008	TITLE	Suzhou_M	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	LAST EDIT		October 10, 2009 00:22:55 AM		PAGE	39 OF 62

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

MDC



J511
HDR-2P-SMD

MNT2 4
MNT1 2
MNT1 1

MDC48_TIP_B1_MN
MDC48_RING_B1_MN

3711-000541

To MDC card.

B7 B8

C151 1nF 3KV
C117 1nF 3KV

MDC_GND

J508
JACK-MODEM-2P

RING 2
TIP 1
MNT1 3
MNT2 4

MDC48_TIP_B2_MN 1
MDC48_TIP_B1_MN 2
MDC48_RING_B2_MN 3
MDC48_RING_B1_MN 4

* Basic : GND-No Connection
* EMI/ESD Issue : Connection

To RJ11 cable. (Connect with BA39-00593A)

3722-002246


MT509 RMNT-42-60-1P
MDC_GND

MT519 RMNT-30-50-1P
POWER
MDC_GND


DESIGN	Xiaohong Zhang	DATE	8/20/2009	TITLE	Suzhou_M UNDEFINED UNDEFINED	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	LAST EDIT		October 10, 2009 00:22:55 AM			

SATA I/F CONN

SATA HDD CONN





SATA ODD CONN



DESIGN	Xiaohong Zhang	DATE	6/6/2008	TITLE	Suzhou_M SATA_DEVICES	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	41 OF 62	

WLAN, 7mm




Even Pins : Bottom Side

DESIGN	Xiaohong Zhang	DATE	6/6/2008	TITLE	Suzhou_M MINI_PCIE_CONN	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	LAST EDIT			October 10, 2009 00:22:55 AM	PAGE	42 OF 62


SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Express Card



DESIGN	Xiaohong Zhang	DATE	7/7/2008	TITLE	Suzhou_M EXPRESS CARD	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	43 OF 62	

e-SATA




DRAW	Xiaohong Zhang	DATE	11/8/2006	TITLE	Suzhou_M MINI CARD SILOH & EBON	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	undefined	LAST EDIT	October 10, 2009 00:22:55 AM			
				PAGE	44	OF 62

USB I/F Devices

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.



Bluetooth Interface



DESIGN	Xiaohong Zhang	DATE	6/6/2008	TITLE Suzhou_M USB_DEVICES	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV		
APPROVAL	BC LEE	REV	1.0		
MODULE CODE	LAST EDIT		October 10, 2009 00:22:55 AM		
				PART NO.	BA41-01190/1/2A

3 IN 1

P3.3V_MCD distance between R5U880 and socket should be less than 2 inches



40 mil trace for medica card socket ground


MSEL5	SD Write Protec Selection
Connected to VCC	High Enable
Connected to GND	Low Enable
MSEL7	PLL BASE CLOCK SELECTION
Connected to VCC	12MHz
Connected to GND	48MHz

DESIGN	Xiaohong Zhang	DATE	10/15/2008	TITLE	Suzhou_M	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV		MMC	
APPROVAL	BC LEE	REV	1.0		AU6336	
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	46 OF 62	


Main board

1 PORT USB CONNECTOR

Adopt P5.0V_ALW when enable chargeable USB.






1*2 PORT USB CONNECTOR




Sub board

Power Switch Button




DESIGN	Xiaohong Zhang	DATE	6/6/2008	TITLE	Suzhou_M USB_CONN	SAMSUNG ELECTRONICS PART NO. BA41-01190/1/2A
CHECK	Rujin Zheng	DEV. STEP	PV			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	47 OF 62	

MAIN BOARD (MICOM)



D:/users/ecad11/suzhou/tmp/ADV2/suzhou_m_pv_1008

TOUCHPAD




The diagram shows the J510 connector (CONN-6P-FPC) with pins 1 through 8. The signal lines are connected to a block labeled KBC5_TDATA, TPDS_R_BUTTON#, TPDS_L_BUTTON#, and KBC5_TCLK. The capacitors are labeled as follows:

- C983: 100nF, 10V
- C984: 1nF, 50V
- C987: 0.01nF, 0.5pF, 50V
- C986: 1nF, 50V
- C985: 1nF, 50V

The diagram also shows a callout for the J510 connector (CONN-6P-FPC) with pins 1 through 8, and a reference to 3708-002402.

Confrim that there are PU on Touch PAD moduel side & microm.



COM-22C-015(1996.6.5) REV. 3


LED SWITCH LOGIC

Function Key LEDS




DRAW	Xiaohong Zhang	DATE	8/12/2006	TITLE	Suzhou_M	SAMSUNG
CHECK	Rujin Zheng	DEV. STEP	PV	LED_Switch	LED_Switch	ELECTRONICS
APPROVAL	BC LEE	REV	1.0			PART NO.
MODULE CODE		LAST EDIT	October 10, 2009 00:22:55 AM			BA41-01190/1/2A
					PAGE	50 OF 62

CHARGER & POWER MANAGEMENT




P3.3V AUX & P5.0V ALW




DRAW	Xiaohong Zhang	DATE	04/01/2009	TITLE	Suzhou_M	SAMSUNG ELECTRONICS			
CHECK	Rujin Zheng	DEV. STEP	PV						PWR_MV_3V_5V_Rt8205a
APPROVAL	BC LEE	REV	1.0						P3.3V_AUX / P5.0V_AUX
MODULE CODE		LAST EDIT		October 10, 2009 00:22:55 AM	PAGE	52	OF	62	
undefined									

CHIPSET POWER(P1.05V_VTT & P1.05V)




DRAW	Xiaohong Zhang	DATE	03/11/2009	TITLE	Suzhou_M	SAMSUNG
CHECK	Rujin Zheng	DEV. STEP	PV		PWR_MV_Cantiga	ELECTRONICS
APPROVAL	BC LEE	REV	1.0		Chipset Power (P1.05V_M,P1.2V)	PART NO.
MODULE CODE	undefined	LAST EDIT	October 10, 2009 00:22:55 AM			BA41-01190/1/2A
				PAGE	53	OF 62

DDR3 Power




DDR3 VTT(0.75V)




DRAW	Xiaohong Zhang	DATE	03/13/2009	TITLE	Suzhou_M	SAMSUNG
CHECK	Rujin Zheng	DEV. STEP	PV		PWR_MV_Memory_Rt8207	ELECTRONICS
APPROVAL	BC LEE	REV	1.0		DDR3 POWER (P1.5V_AUX)	PART NO.
MODULE CODE	undefined	LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	54	BA41-01190/1/2A
				OF	62	

CPU VRM (IMVP-6.5)



DRAW	Xiaohong Zhang	DATE	04/29/2009	TITLE	Suzhou_M	SAMSUNG ELECTRONICS			
CHECK	Rujin Zheng	DEV. STEP	PV				PWR_CPCFD_CPU_Tps51621		
APPROVAL	BC LEE	REV	1.0					CPU VRM (IMVP6.5) TI	
MODULE CODE	undefined	LAST EDIT	October 10, 2009 00:22:55 AM						PAGE
						PART NO.		BA41-01190/1/2A	

N10M-GE@13.36W



VID1	VID0	N11P-GE1	N11M-GE1
0	0		
0	1		
1	0	0.85V	0.85V
1	1	0.95V	1.03V

0.802V
0.853V
0.954V
1.000V

SHORT502
INSTPAR




G EGF


DRAW	Xiaohong Zhang	DATE	03/11/2009	Suzhou_M PWR_Gfx_MV_Ext Ext Gfx Memory(TPS51117)	SAMSUNG ELECTRONICS			
CHECK	Rujin Zheng	DEV. STEP	PV					
APPROVAL	BC LEE	REV	1.0		PART NO.	BA41-01190/1/2A		
MODULE CODE	LAST EDIT				October 10, 2009 00:22:55 AM	PAGE	56	OF

Switched Power


Switched Power On (P3.3V)




Switched Power On (P1.5V)




Switched Power On (P5.0V)



Sleep'n Charger





P1.8V(LDO)



DRAW	Xiaohong Zhang	DATE	03/11/2009	TITLE	Suzhou_M	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV	PWR_MV_Switched		
APPROVAL	BC LEE	REV	1.0	SWITCHED POWER		
MODULE CODE		LAST EDIT				
October 10, 2009 00:22:55 AM						PAGE 57 OF 62

POWER DISCHARGER





DRAW	Xiaohong Zhang	DATE	03/11/2009	TITLE	Suzhou_M	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	PV		PWR_MV_DisCharger	
APPROVAL	BC LEE	REV	1.0		DISCHARGING LOGIC	
MODULE CODE	undefined	LAST EDIT	October 10, 2009 00:22:55 AM	PAGE	59 OF 62	

4

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

D

GPIO38
AUD3_PD#
FAN5_VDD
SMB3_CLK
SPI3_CLK
SPI3_CS#
ADT3_SEL#
AUD3_SPKR
CHP3_PECI
CPU1_PSI#
KBC3_A20G
KBC3_VRON
KBC3_TCLK
LCD3_BRIT
MCD3_SDWP
MCM3_RST#
PLT3_RST#
SMB3_DATA
SPI3_MISO
SPI3_MOSI
CLK3_CHP14
CLK3_MMC48
CRT3_GREEN
CRT3_HSYNC
CRT3_VSYNC
KBC3_CHGEN
KBC3_PWRGD
KBC3_PWRON
KBC3_RCI#
KBC3_TDATA
MCD3_SDCE#
MCD3_SDCLK
MCD3_SDCMD
PEX3_WAKE#
VTT3_PWRGD
AUD5_CBN_MN
AUD5_CBP_MN
CHP3_PMSYNC
CHP3_SERIRQ
CHP3_SLPS3#
CHP3_SLPS4#
CHP3_SLPS5#
CLK3_DBG_LPC
CLK3_PCL_FB
CPU1_VID(0)
CPU1_VID(1)
CPU1_VID(2)
CPU1_VID(3)
CPU1_VID(4)
CPU1_VID(5)
CPU1_VID(6)
CRT3_DDCCLK
GFX3_ROM_SI
GFX3_ROM_SO
GFX3_STRAP2
KBC3_BKLTON
KBC3_PWRSW#
KBC3_RFOFF#
KBC3_SMCLK#
KBC3_SPI_DI
KBC3_SPI_DO
KBC3_SUSPWR
KBC3_USBCHG
KBC5_KSI(0)
KBC5_KSI(1)
KBC5_KSI(2)
KBC5_KSI(3)
KBC5_KSI(4)
KBC5_KSI(5)
KBC5_KSI(6)
KBC5_KSI(7)
KBC5_KSI(0)
KBC5_KSI(1)

KBC5_KSI(2)
KBC5_KSI(3)
KBC5_KSI(4)
KBC5_KSI(5)
KBC5_KSI(6)
KBC5_KSI(7)
KBC5_KSI(0)
KBC5_KSI(1)
LAN_RSET_MN
LCD3_BKLTON
LPC3_LAD(0)
LPC3_LAD(1)
LPC3_LAD(2)
LPC3_LAD(3)
MCD3_SDDAT0
MCD3_SDDAT1
MCD3_SDDAT2
MCD3_SDDAT3
PEG3_BKLTON
SMB3_ALERT#
SPI0_WPI#_MN
BAT3_DETECT#
CHP3_BATLOW#
CHP3_RTCRST#
CHP3_VREF_MN
CPU_TCK_R_MN
CRT3_DDCDATA
EGFXVR_EN_MN
EGFXVR_FB_MN
EXP3_CLKREQ#
FAN3_FDBACK#
GFX3_THERMON
GFX3_THERMDP
GFX3_VOLTID0
GFX3_VOLTID1
HDA3_AUD_SDO
HDA3_BCLK_MN
HDA3_MDC_SDO
KBC3_BATDET#
KBC3_CHG4.2V
KBC3_EXTSMI#
KBC3_PWRBRTN#
KBC3_RSMRST#
KBC3_RUNSCI#
KBC3_SMDATA#
KBC3_SPI_CLK
KBC3_SPI_CS#
KBC3_TX_J_MN
KBC5_KSI(10)
KBC5_KSI(11)
KBC5_KSI(12)
KBC5_KSI(13)
KBC5_KSI(14)
KBC5_KSI(15)
KBC5_USBCHG#
LAN3_CLKREQ#
LID3_SWITCH#
LPC3_LFRAME#
MEM3_CHB_SA0
MEM3_CHB_SAL
MNG3_CLKREQ#
PCH_GPIO0_MN
PCI3_CLKRUN#

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

○AUD5_CPVEE_MN	○PEG3_HDMI_CLK	○THM3_DP2_DP3_MN	
○AUD5_SENS_HP#	○PEG3_HPD_HDMI	○THM3_DP2_DP3_MN	
	○PEG3_LCDVDDON	○VRM3_CLK_PWRGD#	
	○PEG3_SPOIF_MN	○VTT3_PWRGD_R_MN	
	○PEG3_VDD33_MN	○ANS_CPUVVR_BG1_MN	
	○PEG5_HDMI_CLK	○ANS_CPUVVR_BG2_MN	
	○PLT3_RST_ORG#	○ANS_DDR3VR_BG_MN	○PNS_CPUVVR_BST1_MN
		○ANS_EGFXVR_BG_MN	
○CHP3_SATALED#	○SPI3_HOLD#_MN		○PNS_DDR3VR_BST_MN
○CHP3_SUSSTAT#	○TP_LED3_R1_MN	○CHP3_VREF_SUS_MN	○PNS_EGFXVR_BST_MN
	○TP_LED3_R2_MN	○CLOCK_CPU_SEL_MN	○PRTC_BAT_CON_R_MN
○CPU0_COMP0_MN	○TP_LED3_R3_MN	○CLOCK_XTAL_IN_MN	○SYS3_LED_POWER_MN
○CPU0_COMP1_MN	○TP_LED3_R4_MN		○80H_CHP3_SERIRQ_MN
○CPU0_COMP2_MN	○TP_LED3_R5_MN	○CPUVVR_CSP1_RC_MN	○AUD5_HP_RIGHT_B_MN
○CPU0_COMP3_MN	○TP_LED3_R6_MN	○CPUVVR_CSP2_RC_MN	
○CPU1_DPRSLPVR	○TP_LED3_R7_MN	○CPUVVR_TRIPSEL_MN	○AUD5_MIC2_INT_B_MN
○CPU1_VCCSENSE	○TP_LED3_R8_MN	○DDR3VR_EN_PSV_MN	○AUD5_MIC2_INT_J_MN
○CPU1_VSSSENSE	○TP_LED3_R9_MN		○CHGVVR_SGATE_RRQ_MN
○CPUVR_CS_N1_MN	○CPUVR_DR0OP_MN	○HDD3_LED#_LED_MN	○CHP1_DRAM_PWRGF_MN
○CPUVR_CS_N2_MN	○CPUVR_THERM_MN	○KBC3_LED_CHARGE#	
○CPUVR_CSP1_MN	○CPU_CFG_7_R_MN	○KBC3_THERM_SMCLK	○CHP3_PEG_HOLD_RST#
○CPUVR_CSP2_MN	○DDR3VR_TRIP_MN		○CHP3_XTAL_IN_Z5_MN
		○MDC48_RING_B1_MN	
○DDR3VR_TON_MN	○EGFXVR_D1_R_MN	○MDC48_RING_B2_MN	○CHSETVR_VTT_TON_MN
	○EGFXVR_ILUM_MN		○CHSETVR_VTT_VCC_MN
	○EGFXVR_VOUT_MN		○CHSETVR_VTT_VFB_MN
○GFX1_VDDSENSE	○KBC3_LED_ACIN#		○CLK3_DBFLPC_PCH_MN
○GFX3_ROM_SCLK	○KBC3_USBPWRON#		○CLK3_PCL_FB_PCH_MN
○HDA3_AUD_BCLK	○KBC3_WLON_LED#		○EGFXVR_D0_D1_RC_MN
○HDA3_AUD_RST#	○LCD3_EDID_DATA		
○HDA3_AUD_SDIO			
○HDA3_AUD_SYNC			
○HDA3_MDC_BCLK	○PCI3_FRAME#_MN		○HDA3_MDC_SD1L_R_MN
○HDA3_MDC_RST#	○PCI3_PIRQA#_MN		○KBC5_LED_CTRL_R_MN
○HDA3_MDC_SD1	○PCI3_PIRQB#_MN	○PEG0_BURFST_N_MN	○LAN3_DISABLE#_R_MN
○HDA3_MDC_SYNC	○PCI3_PIRQC#_MN	○PEG3_DACA_VDD_MN	○P1.5V_VREFCA_R1_MN
○KBC3_CAPSLED#	○PCI3_PIRQD#_MN		○P1.5V_VREFCA_R2_MN
○KBC3_SPKMUTER			○P1.5V_VREFCA_R3_MN
○KBC3_WAKESC#			○P1.5V_VREFCA_R4_MN
○KBC5_LED_CTRL	○PEG1_PLLVDD_MN		○P1.5V_VREFCA_R5_MN
	○PEG3_HDMI_DATA		○P1.5V_VREFCA_R6_MN
	○PEG5_HDMI_DATA		○P1.5V_VREFCA_R7_MN
		○PEG3_TESTMODE_MN	○P1.5V_VREFCA_R8_MN
		○PEG3_XTAL_OUT_MN	○P1.5V_VREFCA_R9_MN
	○THM3_STP#_Q_MN		○P1.5V_VREFCA_R10_MN
	○THM3_STP#_R_MN		○P1.5V_VREFCA_R11_MN
	○TPDS_L_BUTTON#	○PLT1_RST#_MCP_MN	○P1.5V_VREFCA_R12_MN
	○TPDS_R_BUTTON#	○PNS_CPUVVR_TG1_MN	○P1.5V_VREFCA_R13_MN
	○TP_LED3_R10_MN	○PNS_CPUVVR_TG2_MN	○P1.5V_VREFCA_R14_MN
	○TP_LED3_R11_MN	○PNS_DDR3VR_TG_MN	○P1.5V_VREFCA_R15_MN
	○TP_LED3_R12_MN	○PNS_EGFXVR_TG_MN	○P1.5V_VREFCA_R16_MN
○LCD3_EDID_CLK	○TP_LED3_R13_MN		○P1.5V_VREFCA_R17_MN
○MCP1_DRAMRST#	○TP_LED3_R14_MN	○SYSVR_ENTRIP1_MN	○P1.5V_VREFCA_R18_MN
○PCH_GPIO36_MN	○TP_LED3_R15_MN	○SYSVR_ENTRIP2_MN	○P1.5V_VREFCA_R19_MN
	○TP_LED3_R16_MN	○SYSVR_SKIPSEL_MN	○P1.5V_VREFCA_R20_MN
○PCH_GPIO48_MN	○TP_LED3_R17_MN	○THM3_SHDN_SEL_MN	○P1.5V_VREFCA_R21_MN
	○TP_LED3_R18_MN	○THM3_TRIP_SET_MN	○P1.5V_VREFCA_R22_MN
	○VRM3_CPU_PWRGD		○P1.5V_VREFCA_R23_MN
	○VRM3_IMVP_IMON	○AUD5_HP_LEFT_B_MN	○P1.5V_VREFCA_R24_MN
○PCI3_IRDY#_MN	○ANS_CHGVVR_BG_MN	○AUD5_HP_LEFT_R_MN	○P1.5V_VREFCA_R25_MN
○PCI3_PERR#_MN	○AUD5_HP_O_RIGHT		○P1.5V_VREFCA_R26_MN
	○AUD5_JOREF_R_MN		○P1.5V_VREFCA_R27_MN
○PCI3_REQ1#_MN	○CHP1_DRAM_PWRGD		○P1.5V_VREFCA_R28_MN
○PCI3_REQ2#_MN	○CHP3_ME_RTCRST#	○CLK3_MMC48_PCH_MN	○P1.5V_VREFCA_R29_MN
	○CHP3_SUSPWR_ACK	○CLOCK_CPU_STOP#_MN	○P1.5V_VREFCA_R30_MN
		○CLOCK_XTAL_OUT_MN	○P1.5V_VREFCA_R31_MN
	○CHP3_WP#_O_R_MN		○P1.5V_VREFCA_R32_MN
○PEG0_ZQ_R1_MN			○P1.5V_VREFCA_R33_MN
○PEG0_ZQ_R2_MN	○CPUVVR_VSFILT_MN		○P1.5V_VREFCA_R34_MN
○PEG0_ZQ_R3_MN	○DDR3VR_PGOOD_MN		○P1.5V_VREFCA_R35_MN
○PEG0_ZQ_R4_MN			○P1.5V_VREFCA_R36_MN
○PEG0_ZQ_R5_MN			○P1.5V_VREFCA_R37_MN
○PEG0_ZQ_R7_MN	○KBC3_LED_POWER#	○LAN3_CLKREQ#_R_MN	○P1.5V_VREFCA_R38_MN
	○KBC3_PWRGD_R_MN	○MCH1_SM_RCOMP0_MN	○P1.5V_VREFCA_R39_MN
○VGA5_HDMI_HPD	○KBC3_PWRON_INV#	○MCH1_SM_RCOMP1_MN	○P1.5V_VREFCA_R40_MN
○AUD0_CPVREF_MN	○MDC48_TIP_B1_MN	○MCH1_SM_RCOMP2_MN	○P1.5V_VREFCA_R41_MN
○AUD5_HP_O_LEFT	○MDC48_TIP_B2_MN	○MCP3_PEG_RBIA5_MN	○P1.5V_VREFCA_R42_MN
○AUD5_MIC2_VREF	○MEM3_CHA_SA0_MN		○P1.5V_VREFCA_R43_MN
○AUD5_SENS_A_MN	○MEM3_CHA_SA1_MN		○P1.5V_VREFCA_R44_MN
○AUD5_SENS_MIC#			○P1.5V_VREFCA_R45_MN
○CHP3_CPU_PWRGD			○P1.5V_VREFCA_R46_MN
○CHP3_GPIO39_MN			○P1.5V_VREFCA_R47_MN
○CHP3_INTRUDER#	○PCH_PCIECLKRQ2#		○P1.5V_VREFCA_R48_MN
○CLK3_PCLXMMCOM			○P1.5V_VREFCA_R49_MN
○CLOCK_P1.5V_MN	○PNS_CHGVVR_TG_MN	○PEG1_FBA_DEBUG_MN	○P1.5V_VREFCA_R50_MN
○CLOCK_P3.3V_MN	○SUB_KBC3_PWRSW#	○PEG1_FBC_DEBUG_MN	○P1.5V_VREFCA_R51_MN
○CPU1_THRMTRIP#	○SYSVR_TONSEL_MN	○PEG1_IFPEF_PLLVDD	○P1.5V_VREFCA_R52_MN
		○PEG1_PB_LLAVDD_MN	○P1.5V_VREFCA_R53_MN
		○PEG1_SP_PLLVDD_MN	○P1.5V_VREFCA_R54_MN

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

○PNS_CPUVR_PHASE1_MN
○PNS_CPUVR_PHASE2_MN
○PNS_DDR3VR_PHASE_MN
○PNS_EGFXVR_PHASE_MN
○VRM3_CLK_PWRGDI_INV
○AUD5_MIC1_RIGHT_C_MN
○AUD5_MIC1_RIGHT_I_MN
○AUD5_MIC1_RIGHT_R_MN
○AUD5_MIC1_VREFD_I_MN
○AUD5_MIC2_RIGHT_C_MN
○CHP1_SATAICOMPPIO_MN

○DDR3VR_VREF_P0.7V_MN
○KBC3_CAPSLEDI_LED_MN
○MCP3_FDI_SIDEHAND_MN

○PEG3_PEX_SVDD_SYS_MN
○PEG3_TX_HDMI_PD_Q_MN
○PEG3_XTAL_OUTBUFF_MN
○PNS_CPUVR_BST1_RC_MN

○PNS_DDR3VR_BST_RC_MN
○PNS_EGFXVR_BST_RC_MN
○ANS_CHSETVR_VTT_BG_MN
○CHSETVR_VTT_EN_PSV_MN

○CPU1_THRMTRIP#_PCH_MN

○KBC3_WLON_LEDI_LED_MN
○MCP3_PEG_IR_COMPIO_MN
○PCH_DM1_P1.05V_VTT_MN

○PEG3_LCD3_EDID_CLK_MN

○PEX1_EXPCRD_TXN3_C_MN
○PEX1_EXPCRD_TXP3_C_MN
○PNS_CHSETVR_VTT_TG_MN
○P5.0V_AUX_USBPWR_P2_MN

○PEG3_LCD3_EDID_DATA_MN
○PNS_CHSETVR_VTT_BST_MN
○PNS_CPUVR_PHASE1_RC_MN
○PNS_CPUVR_PHASE2_RC_MN
○PNS_DDR3VR_PHASE1_RC_MN
○CLK3_MICOM_32K_XTAL1_MN
○CLK3_MICOM_32K_XTAL2_MN

○SYSVR_VFB1_P5.0V_ALW_MN
○SYSVR_VFB2_P3.3V_AUX_MN

○PNS_CHSETVR_VTT_PHASE_MN
○SYSVR_KBC3_USBCHG_RDQ_MN

○SYSVR_VOUT2_P3.3V_AUX_MN
○ANS_SYSVR_BG_P3.3V_AUX_MN
○ANS_SYSVR_BG_P5.0V_ALW_MN

○PNS_CHSETVR_VTT_BST_RC_MN
○PNS_SYSVR_TG_P3.3V_AUX_MN
○PNS_SYSVR_TG_P5.0V_ALW_MN
○SYSVR_KBC3_ALWS_ON_RCQ_MN
○P1.8VDDO_KBC3_PWRON_RCQ_MN
○PNS_SYSVR_BST_P3.3V_AUX_MN
○PNS_SYSVR_BST_P5.0V_ALW_MN

○DDR3VR_P5.0V_ALW_VREF_RQ_MN
○PNS_CHSETVR_VTT_PHASE_RC_MN

○PNS_SYSVR_PHASE_P3.3V_AUX_MN
○PNS_SYSVR_PHASE_P5.0V_ALW_MN
○P1.8VDDO_P5.0V_ALW_VREF_RQ_MN
○PNS_SYSVR_BST_P5.3V_AUX_RC_MN
○PNS_SYSVR_BST_P5.0V_ALW_RC_MN
○SYSVR_P5.0V_STB_ENTRIP1_RQ_MN
○SYSVR_P5.0V_STB_ENTRIP2_RQ_MN
○SWTCHVR_P5.0V_ALW_RR_P5.0V_MN
○DDR3VR_KBC3_PWRON_P0.75V_RCQ_MN
○PNS_SYSVR_PHASE_P3.3V_AUX_RC_MN
○PNS_SYSVR_PHASE_P5.0V_ALW_RC_MN
○SWTCHVR_P3.3V_AUX_RRCQ_P3.3V_MN
○SWTCHVR_P5.0V_ALW_RRCQ_P5.0V_AUX_MN

○SWTCHVR_KBC3_SUSPWR_RCQ_P5.0V_AUX_MN

○BGATE
○CPU_CORE
○CPU_CORE
○CPU_CORE
○EGFX_CORE
○EGFX_CORE
○EGFX_CORE
○G_AUD
○G_AUD
○G_CHG
○G_CHG
○G_CPU

○G_DDR
○G_DDR
○G_EGFX
○G_EGFX
○G_P3.3V
○G_P3.3V
○G_P1.05V_VTT
○G_P1.05V_VTT
○LCD_VDD3V
○LCD_VDD3V
○MDC_GND
○MDC_GND
○P1.5V
○P1.5V
○P1.5V
○P1.8V
○P1.8V
○P1.8V
○P3.3V
○P3.3V
○P3.3V
○P5.0V
○P5.0V
○P5.0V
○P0.75V
○P0.75V
○P1.0V_LAN
○P1.0V_LAN
○P1.5V_AUX
○P1.5V_AUX

○P1.8V_LAN
○P2.0V_REF

○P5.0V_ALW
○P5.0V_ALW
○P5.0V_AUD
○P5.0V_AUD
○P5.0V_AUX
○P5.0V_AUX
○P5.0V_STB
○P5.0V_STB
○P1.05V_VTT
○P1.05V_VTT
○P1.05V_VTT
○P1.05V_VTT

○P12.0V_ALW
○P12.0V_ALW
○P4.75V_AUD
○P4.75V_AUD
○P2.39V_VREF

○P3.3V_MICOM
○P3.3V_MICOM
○SUB_GND
○SUB_GND
○SUB_P3.3V
○SUB_P3.3V
○SUB_P5.0V_AUX
○SUB_P5.0V_AUX
○VDC
○VDC
○VDC
○VDC
○VCC_CRT
○VCC_CRT
○VCC_LED
○VCC_LED
○VDC_ADPT
○VDC_ADPT