


A-NOTE 2.0 Block Diagram

PCB Layer Stackup			
L1: Signal 1		L2: VCC	
L3: Inner Signal 2		L4: Inner Signal 3	
L5: GND		L6: Signal 4	
VGA_CORE_S0 49 ISL6268		Battery Charger 44 ISL6255	
INPUT	OUTPUT	INPUTS	OUTPUTS
DCBATOUT	VGA_CORE_S0	AD+ BAT+	DCBATOUT
SYSTEM DC/DC TPS 51120 41			
INPUT	OUTPUT	INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5	AD+ BAT+	DCBATOUT
SYSTEM DC/DC APL5332KAC 18			
INPUT	OUTPUT	INPUTS	OUTPUTS
3D3V_S5	ID2V_S5	AD+ BAT+	DCBATOUT
SYSTEM POWER TPS51116 42			
INPUT	OUTPUT	INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 0D9V_S3	AD+ BAT+	DCBATOUT
ID2V_S0 43 ISL6268			
INPUT	OUTPUT	INPUTS	OUTPUTS
DCBATOUT	ID2V_S0	AD+ BAT+	DCBATOUT
CPU V_CORE 38,39 ISL6264			
INPUT	OUTPUT	INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0	AD+ BAT+	DCBATOUT
SYSTEM POWER TPS 51120 41			
INPUT	OUTPUT	INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5	AD+ BAT+	DCBATOUT

Project Code:91.4T001.001
Layers:6
PCB P/N: 06235-SA



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size A3	Document Number	Rev SA
	A-NOTE2.0-AMD	



Date: Tuesday, September 26, 2006 Sheet 1 of 56

SA: 07/31/06 Start

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CHANGE HISTORY		
Size	Document Number	Rev
A3	A-NOTE2.0-AMD	SA
Date: Tuesday, September 26, 2006		
Sheet 2		of 55



for IDTCV137PAG testing
 for ICS951412 (71.95142.B0W)
 CY28RS480
 IDTCV137PAG (71.00137.C0W)

Pin 9 CY28RS480 is NC



for ICS951412


FS2	FS1	FS0	CPU	HTT	PCI
			MHz	MHz	MHz
0	0	0	Hi-Z	Hi-Z	Hi-Z
0	0	1	X	X/3	X/6
0	1	0	180.00	60.00	30.00
0	1	1	220.00	73.12	36.56
1	0	0	100.00	66.66	33.33
1	0	1	133.33	66.66	33.33
1	1	1	200.00	66.66	33.33

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CLKGEN_ICS951412**

Size A3	Document Number	Rev SA
A-NOTE2.0-AMD		
Date: Tuesday, September 26, 2006	Sheet 3	of 56



- 10 NB0HTTCLKOUT1
- 10 NB0HTTCLKOUTJ1
- 10 NB0HTTCLKOUT0
- 10 NB0HTTCLKOUTJ0
- 10 NB0HTTCTLOUT
- 10 NB0HTTCTLOUTJ
- 10 NB0CADOUT15.0
- 10 NB0CADOUTJ15.0

- NB0HTTCLKOUT1 J5
- NB0HTTCLKOUTJ1 K5
- NB0HTTCLKOUT0 J3
- NB0HTTCLKOUTJ0 J2
- CPUHHTTCTLIN1 P3
- CPUHHTTCTLINJ1 P4
- NB0HTTCTLOUT N1
- NB0HTTCTLOUTJ P1
- NB0CADOUT15 N5
- NB0CADOUTJ15 P5
- NB0CADOUT14 M3
- NB0CADOUTJ14 M4
- NB0CADOUT13 L5
- NB0CADOUTJ13 M5
- NB0CADOUT12 K3
- NB0CADOUTJ12 K4
- NB0CADOUT11 H3
- NB0CADOUTJ11 H4
- NB0CADOUT10 G5
- NB0CADOUTJ10 H5
- NB0CADOUT9 F3
- NB0CADOUTJ9 F4
- NB0CADOUT8 E5
- NB0CADOUTJ8 F5
- NB0CADOUT7 N3
- NB0CADOUTJ7 N2
- NB0CADOUT6 L1
- NB0CADOUTJ6 M1
- NB0CADOUT5 I3
- NB0CADOUTJ5 L2
- NB0CADOUT4 J1
- NB0CADOUTJ4 K1
- NB0CADOUT3 G1
- NB0CADOUTJ3 H1
- NB0CADOUT2 G3
- NB0CADOUTJ2 G2
- NB0CADOUT1 E1
- NB0CADOUTJ1 F1
- NB0CADOUT0 E3
- NB0CADOUTJ0 E2

- L0_CLKIN_H1
- L0_CLKIN_L1
- L0_CLKIN_H0
- L0_CLKIN_L0
- L0_CTLIN_H1
- L0_CTLIN_L1
- L0_CTLIN_H0
- L0_CTLIN_L0
- L0_CADIN_H15
- L0_CADIN_L15
- L0_CADIN_H14
- L0_CADIN_L14
- L0_CADIN_H13
- L0_CADIN_L13
- L0_CADIN_H12
- L0_CADIN_L12
- L0_CADIN_H11
- L0_CADIN_L11
- L0_CADIN_H10
- L0_CADIN_L10
- L0_CADIN_H9
- L0_CADIN_L9
- L0_CADIN_H8
- L0_CADIN_L8
- L0_CADIN_H7
- L0_CADIN_L7
- L0_CADIN_H6
- L0_CADIN_L6
- L0_CADIN_H5
- L0_CADIN_L5
- L0_CADIN_H4
- L0_CADIN_L4
- L0_CADIN_H3
- L0_CADIN_L3
- L0_CADIN_H2
- L0_CADIN_L2
- L0_CADIN_H1
- L0_CADIN_L1
- L0_CADIN_H0
- L0_CADIN_L0

- L0_CLKOUT_H1
- L0_CLKOUT_L1
- L0_CLKOUT_H0
- L0_CLKOUT_L0
- L0_CTLOUT_H1
- L0_CTLOUT_L1
- L0_CTLOUT_H0
- L0_CTLOUT_L0
- L0_CADOUT_H15
- L0_CADOUT_L15
- L0_CADOUT_H14
- L0_CADOUT_L14
- L0_CADOUT_H13
- L0_CADOUT_L13
- L0_CADOUT_H12
- L0_CADOUT_L12
- L0_CADOUT_H11
- L0_CADOUT_L11
- L0_CADOUT_H10
- L0_CADOUT_L10
- L0_CADOUT_H9
- L0_CADOUT_L9
- L0_CADOUT_H8
- L0_CADOUT_L8
- L0_CADOUT_H7
- L0_CADOUT_L7
- L0_CADOUT_H6
- L0_CADOUT_L6
- L0_CADOUT_H5
- L0_CADOUT_L5
- L0_CADOUT_H4
- L0_CADOUT_L4
- L0_CADOUT_H3
- L0_CADOUT_L3
- L0_CADOUT_H2
- L0_CADOUT_L2
- L0_CADOUT_H1
- L0_CADOUT_L1
- L0_CADOUT_H0
- L0_CADOUT_L0

- Y4 CPUHTTCLKOUT1
- Y3 CPUHTTCLKOUTJ1
- Y1 CPUHTTCLKOUT0
- W1 CPUHTTCLKOUTJ0
- T5
- R5
- R2 CPUHTTCTLOUT0
- R3 CPUHTTCTLOUTJ0
- T4 CPUCADOUT15
- T3 CPUCADOUTJ15
- V5 CPUCADOUT14
- U5 CPUCADOUTJ14
- V4 CPUCADOUT13
- V3 CPUCADOUTJ13
- Y5 CPUCADOUT12
- W5 CPUCADOUTJ12
- AB5 CPUCADOUT11
- AA5 CPUCADOUTJ11
- AB4 CPUCADOUT10
- AB3 CPUCADOUTJ10
- AD5 CPUCADOUT9
- AC5 CPUCADOUTJ9
- AD4 CPUCADOUT8
- AD3 CPUCADOUTJ8
- T1 CPUCADOUT7
- R1 CPUCADOUTJ7
- U2 CPUCADOUT6
- U3 CPUCADOUTJ6
- V1 CPUCADOUT5
- U1 CPUCADOUTJ5
- W2 CPUCADOUT4
- W3 CPUCADOUTJ4
- AA2 CPUCADOUT3
- AA3 CPUCADOUTJ3
- AB1 CPUCADOUT2
- AA1 CPUCADOUTJ2
- AC2 CPUCADOUT1
- AC3 CPUCADOUTJ1
- AD1 CPUCADOUT0
- AC1 CPUCADOUTJ0

- CPUHHTTCLKOUT1 10
- CPUHHTTCLKOUTJ1 10
- CPUHHTTCLKOUT0 10
- CPUHHTTCLKOUTJ0 10
- CPUHHTTCTLOUT0 10
- CPUHHTTCTLOUTJ0 10
- CPUCADOUT15.0 10
- CPUCADOUTJ15.0 10

62.10055.111

<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU(1/4)_HyperTransport I/F	
Title	
Size A3	Document Number
Date: Tuesday, September 26, 2006	Sheet 4 of 55
Rev SA	

8 M_A_DQ[63..0] <<<>>

M A DQ63	AA12	MA_DATA63
M A DQ62	AB12	MA_DATA62
M A DQ61	AA14	MA_DATA61
M A DQ60	AB14	MA_DATA60
M A DQ59	W11	MA_DATA59
M A DQ58	Y12	MA_DATA58
M A DQ57	AD13	MA_DATA57
M A DQ56	AB13	MA_DATA56
M A DQ55	AD15	MA_DATA55
M A DQ54	AB15	MA_DATA54
M A DQ53	AB17	MA_DATA53
M A DQ52	Y17	MA_DATA52
M A DQ51	Y14	MA_DATA51
M A DQ50	W14	MA_DATA50
M A DQ49	W16	MA_DATA49
M A DQ48	AD17	MA_DATA48
M A DQ47	Y18	MA_DATA47
M A DQ46	AD19	MA_DATA46
M A DQ45	AD21	MA_DATA45
M A DQ44	AB21	MA_DATA44
M A DQ43	AB18	MA_DATA43
M A DQ42	AA18	MA_DATA42
M A DQ41	AA20	MA_DATA41
M A DQ40	AA20	MA_DATA40
M A DQ39	AA22	MA_DATA39
M A DQ38	Y22	MA_DATA38
M A DQ37	W21	MA_DATA37
M A DQ36	W22	MA_DATA36
M A DQ35	AA21	MA_DATA35
M A DQ34	AB22	MA_DATA34
M A DQ33	AB24	MA_DATA33
M A DQ32	Y24	MA_DATA32
M A DQ31	H22	MA_DATA31
M A DQ30	H20	MA_DATA30
M A DQ29	E22	MA_DATA29
M A DQ28	E21	MA_DATA28
M A DQ27	H19	MA_DATA27
M A DQ26	H24	MA_DATA26
M A DQ25	F22	MA_DATA25
M A DQ24	F20	MA_DATA24
M A DQ23	C23	MA_DATA23
M A DQ22	B22	MA_DATA22
M A DQ21	E18	MA_DATA21
M A DQ20	E18	MA_DATA20
M A DQ19	E20	MA_DATA19
M A DQ18	D22	MA_DATA18
M A DQ17	C19	MA_DATA17
M A DQ16	G18	MA_DATA16
M A DQ15	G17	MA_DATA15
M A DQ14	C17	MA_DATA14
M A DQ13	C14	MA_DATA13
M A DQ12	E14	MA_DATA12
M A DQ11	H17	MA_DATA11
M A DQ10	E17	MA_DATA10
M A DQ9	E15	MA_DATA9
M A DQ8	H15	MA_DATA8
M A DQ7	E13	MA_DATA7
M A DQ6	C13	MA_DATA6
M A DQ5	H12	MA_DATA5
M A DQ4	H11	MA_DATA4
M A DQ3	G14	MA_DATA3
M A DQ2	H14	MA_DATA2
M A DQ1	E12	MA_DATA1
M A DQ0	G12	MA_DATA0

MEMORY INTERFACE

MA0_CLK_H2	Y16	M A CLK_DDR2 8
MA0_CLK_L2	AA16	M A CLK_DDR2# 8
MA0_CLK_H1	E16	M A CLK_DDR1 8
MA0_CLK_L1	F16	M A CLK_DDR1# 8
MA0_CS_L3	V19	M A CS# 8,9
MA0_CS_L2	J22	M A CS2# 8,9
MA0_CS_L1	V22	M A CS1# 8,9
MA0_CS_L0	T19	M A CS0# 8,9
MA0_ODT1	V20	M A ODT1 8,9
MA0_ODT0	LH19	M A ODT0 8,9
MA_CAS_L	U20	M A CAS# 8,9
MA_WE_L	U21	M A WE# 8,9
MA_RAS_L	T20	M A RAS# 8,9
MA_BANK2	K22	M A BS#2 8,9
MA_BANK1	R20	M A BS#1 8,9
MA_BANK0	T22	M A BS#0 8,9
MA_CKE1	J20	M A CKE1 8,9
MA_CKE0	J21	M A CKE0 8,9
MA_ADD15	K19	M A A15
MA_ADD14	K20	M A A14
MA_ADD13	V24	M A A13
MA_ADD12	K24	M A A12
MA_ADD11	L20	M A A11
MA_ADD10	R19	M A A10
MA_ADD9	L19	M A A9
MA_ADD8	L22	M A A8
MA_ADD7	L21	M A A7
MA_ADD6	M19	M A A6
MA_ADD5	M20	M A A5
MA_ADD4	M24	M A A4
MA_ADD3	M22	M A A3
MA_ADD2	N22	M A A2
MA_ADD1	N21	M A A1
MA_ADD0	R21	M A A0
MA_DQS_H7	W12	M A DQS7
MA_DQS_L7	W13	M A DQS#7 8
MA_DQS_H6	Y15	M A DQS6
MA_DQS_L6	W15	M A DQS#6 8
MA_DQS_H5	AB19	M A DQS5
MA_DQS_L5	AB20	M A DQS#5 8
MA_DQS_H4	AD23	M A DQS4
MA_DQS_L4	AC23	M A DQS#4 8
MA_DQS_H3	G22	M A DQS3
MA_DQS_L3	G21	M A DQS#3 8
MA_DQS_H2	C22	M A DQS2
MA_DQS_L2	C21	M A DQS#2 8
MA_DQS_H1	G16	M A DQS1
MA_DQS_L1	G15	M A DQS#1 8
MA_DQS_H0	G13	M A DQS0
MA_DQS_L0	H13	M A DQS#0 8
MA_DM7	Y13	M A DM7
MA_DM6	AB16	M A DM6
MA_DM5	Y19	M A DM5
MA_DM4	AC24	M A DM4
MA_DM3	F24	M A DM3
MA_DM2	F19	M A DM2
MA_DM1	C15	M A DM1
MA_DM0	E12	M A DM0

M_A_A[15..0] 8,9 >>>

M_A_DQS[7..0] 8 >>>

M_A_DQS#7[7..0] 8 >>>

M_A_DM[7..0] 8 >>>

8 M_B_DQ[63..0] <<<>>

M B DQ63	AD11	MB_DATA63
M B DQ62	AE11	MB_DATA62
M B DQ61	AF14	MB_DATA61
M B DQ60	AE14	MB_DATA60
M B DQ59	Y11	MB_DATA59
M B DQ58	AB11	MB_DATA58
M B DQ57	AC12	MB_DATA57
M B DQ56	AE13	MB_DATA56
M B DQ55	AE15	MB_DATA55
M B DQ54	AF16	MB_DATA54
M B DQ53	AC18	MB_DATA53
M B DQ52	AF19	MB_DATA52
M B DQ51	AD14	MB_DATA51
M B DQ50	AC14	MB_DATA50
M B DQ49	AE18	MB_DATA49
M B DQ48	AD18	MB_DATA48
M B DQ47	AD20	MB_DATA47
M B DQ46	AC20	MB_DATA46
M B DQ45	AF23	MB_DATA45
M B DQ44	AE24	MB_DATA44
M B DQ43	AE20	MB_DATA43
M B DQ42	AE20	MB_DATA42
M B DQ41	AD22	MB_DATA41
M B DQ40	AC22	MB_DATA40
M B DQ39	AE25	MB_DATA39
M B DQ38	AD26	MB_DATA38
M B DQ37	AE25	MB_DATA37
M B DQ36	AA26	MB_DATA36
M B DQ35	AE24	MB_DATA35
M B DQ34	AD24	MB_DATA34
M B DQ33	AA23	MB_DATA33
M B DQ32	AA24	MB_DATA32
M B DQ31	G24	MB_DATA31
M B DQ30	G23	MB_DATA30
M B DQ29	D26	MB_DATA29
M B DQ28	C26	MB_DATA28
M B DQ27	G26	MB_DATA27
M B DQ26	G25	MB_DATA26
M B DQ25	E24	MB_DATA25
M B DQ24	E23	MB_DATA24
M B DQ23	C24	MB_DATA23
M B DQ22	B24	MB_DATA22
M B DQ21	C20	MB_DATA21
M B DQ20	B20	MB_DATA20
M B DQ19	C25	MB_DATA19
M B DQ18	D24	MB_DATA18
M B DQ17	A21	MB_DATA17
M B DQ16	D20	MB_DATA16
M B DQ15	D18	MB_DATA15
M B DQ14	C18	MB_DATA14
M B DQ13	D14	MB_DATA13
M B DQ12	C14	MB_DATA12
M B DQ11	A20	MB_DATA11
M B DQ10	A19	MB_DATA10
M B DQ9	A16	MB_DATA9
M B DQ8	A15	MB_DATA8
M B DQ7	A13	MB_DATA7
M B DQ6	D12	MB_DATA6
M B DQ5	E11	MB_DATA5
M B DQ4	G11	MB_DATA4
M B DQ3	B14	MB_DATA3
M B DQ2	A14	MB_DATA2
M B DQ1	A11	MB_DATA1
M B DQ0	C11	MB_DATA0

U66C

MEMORY INTERFACE

MB0_CLK_H2	AF18	M B CLK_DDR2 8
MB0_CLK_L2	AE17	M B CLK_DDR2# 8
MB0_CLK_H1	A17	M B CLK_DDR1 8
MB0_CLK_L1	A18	M B CLK_DDR1# 8
MB0_CS_L3	Y26	M B CS3# 8,9
MB0_CS_L2	J24	M B CS2# 8,9
MB0_CS_L1	W24	M B CS1# 8,9
MB0_CS_L0	U23	M B CS0# 8,9
MB0_ODT1	W23	M B ODT1 8,9
MB0_ODT0	W26	M B ODT0 8,9
MB_CAS_L	V26	M B CAS# 8,9
MB_WE_L	U22	M B WE# 8,9
MB_RAS_L	U24	M B RAS# 8,9
MB_BANK2	K26	M B BS#2 8,9
MB_BANK1	T26	M B BS#1 8,9
MB_BANK0	U26	M B BS#0 8,9
MB_CKE1	H26	M B CKE1 8,9
MB_CKE0	J23	M B CKE0 8,9
MB_ADD15	J25	M B A15
MB_ADD14	J26	M B A14
MB_ADD13	W25	M B A13
MB_ADD12	L23	M B A12
MB_ADD11	L25	M B A11
MB_ADD10	U25	M B A10
MB_ADD9	L24	M B A9
MB_ADD8	M26	M B A8
MB_ADD7	L26	M B A7
MB_ADD6	N23	M B A6
MB_ADD5	N24	M B A5
MB_ADD4	N25	M B A4
MB_ADD3	N26	M B A3
MB_ADD2	P24	M B A2
MB_ADD1	P26	M B A1
MB_ADD0	T24	M B A0
MB_DQS_H7	AF12	M B DQS7
MB_DQS_L7	AE12	M B DQS#7 8
MB_DQS_H6	AE16	M B DQS6
MB_DQS_L6	AD16	M B DQS#6 8
MB_DQS_H5	AE21	M B DQS5
MB_DQS_L5	AE22	M B DQS#5 8
MB_DQS_H4	AC25	M B DQS4
MB_DQS_L4	AC26	M B DQS#4 8
MB_DQS_H3	F26	M B DQS3
MB_DQS_L3	E26	M B DQS#3 8
MB_DQS_H2	A24	M B DQS2
MB_DQS_L2	A23	M B DQS#2 8
MB_DQS_H1	D16	M B DQS1
MB_DQS_L1	C16	M B DQS#1 8
MB_DQS_H0	C12	M B DQS0
MB_DQS_L0	B12	M B DQS#0 8
MB_DM7	AD12	M B DM7
MB_DM6	AC16	M B DM6
MB_DM5	AE22	M B DM5
MB_DM4	AB26	M B DM4
MB_DM3	E25	M B DM3
MB_DM2	A22	M B DM2
MB_DM1	B16	M B DM1
MB_DM0	A12	M B DM0

M_B_A[15..0] 8,9 >>>

M_B_DQS[7..0] 8 >>>

M_B_DQS#7[7..0] 8 >>>


M_B_DM[7..0] 8 >>>

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title		CPU(2/4)_DDR	
Size	Document Number	Rev SA	
A3	A-NOTE2.0-AMD	SA	
Date:	Tuesday, September 26, 2006	Sheet	5 of 55

LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.




Near To CPU

Remove these resistor when using EVT CPU




VREF_DDR_CLAW




LAYOUT: Route FBCLKOUT_H/L differentially impedance 80

LAYOUT: Route close to CPU.



HDT Connectors



08/31





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CPU(3/4) Control & Debug**

Size: A3 Document Number: **A-NOTE2.0-AMD** Rev: SA

Date: Tuesday, September 26, 2006 Sheet: 6 of 55



LAYOUT: Place on backside of processor.




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

CPU(4/4) Power

File: **A-NOTE2.0-AMD**


Size: A3 | Document Number: SA | Rev: SA

Date: Tuesday, September 26, 2006 | Sheet 7 of 55




REVERSE TYPE

62.10017.771
Low5.2 mm
Main Source: 62.10017.661



REVERSE TYPE


62.10017.761
Hi 9.2 mm
Main Source: 62.10017.A61



LAYOUT: Locate close to DIMM


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor



Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor





<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
DDR DAMPING & TERMINATION	
Title	Rev SA
Size A3	Document Number
A-NOTE2.0-AMD	
Date: Tuesday, September 26, 2006	Sheet 9 of 55

CLAW HAMMER TO NB


NB TO CLAW HAMMER



50 PCIE_GFX_RXN[15..0] >>>
 50 PCIE_GFX_RXP[15..0] >>>

>>> PCIE_GFX_TXN[15..0] 50
 >>> PCIE_GFX_TXP[15..0] 50

NEW-CARD
 LAN
 A-LINK




CLOSE TO NB

Close to NB ball

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
NB-RS690M_MEM/PCIE_LINK I/F			
Title	Document Number		Rev
Size	A3		SA
A-NOTE2.0-AMD			
Date:	Tuesday, September 26, 2006	Sheet	11 of 55



R198--R200 And R219-R220
Close to NB

- 14 GMCH_TV_CRMA
- 14 GMCH_TV_LUMA
- 14 GMCH_CRT_RED
- 14 GMCH_CRT_GREEN
- 14 GMCH_CRT_BLUE

- 14 GMCH_VSYNC
- 14 GMCH_HSYNC
- 14 VGA_CLK_DDC_3
- 14 VGA_DAT_DDC_3

- 36 NB_PWRGD >>>
- 16 ALLOW_LDTSTOP <<<
- 3 HTPREF_CLK >>>

- 3 NBSRC_CLK >>>
- 3 NBSRC_CLK# >>>
- 3 SBLINK_CLK >>>
- 3 SBLINK_CLK# >>>

- 14,15 VGA_SMB_CLK
- 15 VGA_SMB_DAT
- 21 THERMAL_P_NB
- 21 THERMAL_N_NB


- 6,16 LDT_RST# >>>
- 16,25,27,33 LPC_RST# >>>

- 6,16 LDT_RST# >>>
- 16,25,27,33 LPC_RST# >>>

DO NOT SUPPORT SIDEPORT MEMORY
DO NOT SUPPORT SERIAL STRAP ROM
DUMMY IT



DISABLE DEBUG MODE
DUMMY IT

RESISTOR	RS480M MODE
R549	TEST MODE
R548	NORMAL MODE



U65C 3 of 5

B22	AVDD	B14	GMCH_TXAOUT0+	15
C22	AVDD	B13	GMCH_TXAOUT0-	15
G17	AVSSN	B15	GMCH_TXAOUT1+	15
H17	AVSSN	A13	GMCH_TXAOUT1-	15
AVSSN	AVSSN	H14	GMCH_TXAOUT2+	15
A20	AVDDDI	G14	GMCH_TXAOUT2-	15
B20	AVSSDI	D17	GMCH_TXAOUT3+	15
A21	AVDDQ	D17	GMCH_TXAOUT3-	15
A22	AVSSQ	E17	GMCH_TXAOUT3+	15
AVSSQ	AVSSQ	E17	GMCH_TXAOUT3-	15
C21	C	A15	GMCH_TXBOUT0+	15
C20	Y	B16	GMCH_TXBOUT0-	15
COMP	COMP	C17	GMCH_TXBOUT1+	15
F19	RED	C18	GMCH_TXBOUT1-	15
F19	GREEN	B17	GMCH_TXBOUT2+	15
G19	BLUE	A17	GMCH_TXBOUT2-	15
C6	DACVSYNC	A18	GMCH_TXBOUT3+	15
A5	DACHSYNC	A18	GMCH_TXBOUT3-	15
B21	RSET	B18	GMCH_TXBOUT3-	15
B6	DACSCL	E15	GMCH_TXACLK+	15
DACSDA	DACSDA	D15	GMCH_TXACLK-	15
A6	DACSCL	G15	GMCH_TXBCLK+	15
DACSDA	DACSDA	G15	GMCH_TXBCLK-	15
A10	PLLVD18	D14	GMCH_TXBCLK+	15
PLLSS	PLLSS	E14	GMCH_TXBCLK-	15
B24	HTPVDD	A12	GMCH_TXBCLK+	15
HTPVSS	HTPVSS	B12	GMCH_TXBCLK-	15
B25	HTPVDD	C12	GMCH_TXBCLK+	15
HTPVSS	HTPVSS	C13	GMCH_TXBCLK-	15
C10	SYSRESET#	A16	GMCH_TXBCLK+	15
C11	POWERGOOD	A14	GMCH_TXBCLK-	15
C5	LDTSTOP#	D12	GMCH_TXBCLK+	15
ALLOW_LDTSTOP	ALLOW_LDTSTOP	D12	GMCH_TXBCLK-	15
B5	LDTSTOP#	C19	GMCH_TXBCLK+	15
ALLOW_LDTSTOP	ALLOW_LDTSTOP	C15	GMCH_TXBCLK-	15
C23	HTTSTCLK	C16	GMCH_TXBCLK+	15
HTTREFCLK	HTTREFCLK	C16	GMCH_TXBCLK-	15
B23	HTTSTCLK	F14	GMCH_TXBCLK+	15
HTTREFCLK	HTTREFCLK	F15	GMCH_TXBCLK-	15
C2	TVCLKIN	F15	GMCH_TXBCLK+	15
TVCLKIN	TVCLKIN	F15	GMCH_TXBCLK-	15
B11	OSCIN	E12	GMCH_TXBCLK+	15
PLLVD12	PLLVD12	G12	GMCH_TXBCLK-	15
A11	PLLVD12	F12	GMCH_TXBCLK+	15
PLLVD12	PLLVD12	F12	GMCH_TXBCLK-	15
E2	GFX_CLKP	A10	GMCH_TXBCLK+	15
GFX_CLKN	GFX_CLKN	A10	GMCH_TXBCLK-	15
E1	GFX_CLKP	A10	GMCH_TXBCLK+	15
GFX_CLKN	GFX_CLKN	A10	GMCH_TXBCLK-	15
G1	SB_CLKP	A16	GMCH_TXBCLK+	15
SB_CLKN	SB_CLKN	A14	GMCH_TXBCLK-	15
G2	SB_CLKP	D12	GMCH_TXBCLK+	15
SB_CLKN	SB_CLKN	D12	GMCH_TXBCLK-	15
D6	DFT_GPIO0	C19	GMCH_TXBCLK+	15
DFT_GPIO1	DFT_GPIO1	C15	GMCH_TXBCLK-	15
D7	DFT_GPIO1	C16	GMCH_TXBCLK+	15
DFT_GPIO2	DFT_GPIO2	C16	GMCH_TXBCLK-	15
C8	DFT_GPIO2	F14	GMCH_TXBCLK+	15
DFT_GPIO3	DFT_GPIO3	F15	GMCH_TXBCLK+	15
C7	DFT_GPIO3	F15	GMCH_TXBCLK-	15
DFT_GPIO4	DFT_GPIO4	F15	GMCH_TXBCLK+	15
B8	DFT_GPIO4	F15	GMCH_TXBCLK-	15
DFT_GPIO5	DFT_GPIO5	F15	GMCH_TXBCLK+	15
A8	DFT_GPIO5	F15	GMCH_TXBCLK-	15
DFT_GPIO5	DFT_GPIO5	F15	GMCH_TXBCLK+	15
DFT_GPIO5	DFT_GPIO5	F15	GMCH_TXBCLK-	15
B20	BMREQ#	A10	GMCH_TXBCLK+	15
BMREQ#	BMREQ#	A10	GMCH_TXBCLK-	15
A2	I2C_CLK	A19	GMCH_TXBCLK+	15
I2C_DATA	I2C_DATA	A19	GMCH_TXBCLK-	15
AA15	THERMALDIODE_P	A20	GMCH_TXBCLK+	15
THERMALDIODE_N	THERMALDIODE_N	A20	GMCH_TXBCLK-	15
AB15	THERMALDIODE_P	A20	GMCH_TXBCLK+	15
THERMALDIODE_N	THERMALDIODE_N	A20	GMCH_TXBCLK-	15
C14	TMD5_HPD	A21	GMCH_TXBCLK+	15
DDC_DATA	DDC_DATA	A21	GMCH_TXBCLK-	15
B3	TESTMODE	A21	GMCH_TXBCLK+	15
TESTMODE	TESTMODE	A21	GMCH_TXBCLK-	15
C3	STRP_DATA	A21	GMCH_TXBCLK+	15
STRP_DATA	STRP_DATA	A21	GMCH_TXBCLK-	15
A3	STRP_DATA	A21	GMCH_TXBCLK+	15
STRP_DATA	STRP_DATA	A21	GMCH_TXBCLK-	15




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **NB-RS690M_VIDEO/ CLOCK**


Size: A3 Document Number: A-NOTE2.0-AMD Rev: SA

Date: Tuesday, September 26, 2006 Sheet: 12 of 55




CRT I/F & CONNECTOR

Ferrite bead impedance: 47ohm@100MHz






Layout Note:
 * Must be a ground return path between this ground and the ground on the VGA connector.
 R857--R859 Close to CRT Conn, the trace impedance between NB and 150ohm resistor should be 50ohm +/- 15%, the trace impedance between 150ohm resistor and conn should be 75ohm +/- 15%

Hsync & Vsync level shift





TV OUT CONN



Change from 5V_S0 to 3D3V_S0 as ATI suggestion.

DDC_CLK & DATA level shift



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT/TV Connector**

Size: A3	Document Number: A-NOTE2.0-AMD	Rev: SA
Date: Tuesday, September 26, 2006	Sheet: 14	of 55


LED / INVERTER INTERFACE

LCD/INVERTER/CCD CONN

TOP VIEW




LCD

1





CCD Pin	
Pin	Symbol
1	5V
2	USB-
3	USB+
4	GPIO
5	GND

Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	PWM
4	BLON
5	GND
6	GND








LCD POWER






緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **INV / LCD**
 Size: A3 Document Number: **A-NOTE2.0-AMD** Rev: SA
 Date: Tuesday, September 26, 2006 Sheet: 15 of 55

Place these components close to U13 and use ground guard for 32K_X1 and 32K_X2.







PLACE SATA AC DECOUPLING CAPS CLOSE TO SB460



- U71B 2 of 4
- SATA_TX0+ SB AH21
 - SATA_TX0- AJ21
 - SATA_RX0- SB AH20
 - SATA_RX0+ AJ20
 - SATA_TX1+ SB AH18
 - SATA_TX1- AJ18
 - SATA_RX1+ SB AH17
 - SATA_RX1- AJ17
 - SATA_TX2+ SB AH13
 - SATA_TX2- AJ14
 - SATA_RX2+ SB AH16
 - SATA_RX2- AJ16
 - SATA_TX3+ SB AH11
 - SATA_TX3- AJ11
 - SATA_RX3+ SB AH13
 - SATA_RX3- AJ13
 - SATA_CAL SB AF12
 - SATA_X1 AD16
 - SATA_X2 AD18
 - SATA_ACT#/GPIO67 AC12
 - PLLVDD_SATA AD14
 - PLLVDD_SATA AJ10
 - XTLVDD_SATA AC16
 - AVDD_SATA AE14
 - AVDD_SATA AE16
 - AVDD_SATA AE18
 - AVDD_SATA AE19
 - AVDD_SATA AE19
 - AVDD_SATA AE19
 - AVDD_SATA AE21
 - AVDD_SATA AG22
 - AVDD_SATA AG23
 - AVDD_SATA AH22
 - AVDD_SATA AH23
 - AVDD_SATA AJ12
 - AVDD_SATA AJ14
 - AVDD_SATA AJ19
 - AVDD_SATA AJ22
 - AVDD_SATA AJ23
 - AVSS_SATA AB14
 - AVSS_SATA AB16
 - AVSS_SATA AB18
 - AVSS_SATA AC14
 - AVSS_SATA AC18
 - AVSS_SATA AC19
 - AVSS_SATA AD12
 - AVSS_SATA AD19
 - AVSS_SATA AD21
 - AVSS_SATA AE12
 - AVSS_SATA AE21
 - AVSS_SATA AF11
 - AVSS_SATA AF14
 - AVSS_SATA AF16
 - AVSS_SATA AF18
 - AVSS_SATA AG11
 - AVSS_SATA AG12
 - AVSS_SATA AG13
 - AVSS_SATA AG14
 - AVSS_SATA AG16
 - AVSS_SATA AG17
 - AVSS_SATA AG18
 - AVSS_SATA AG19
 - AVSS_SATA AG20
 - AVSS_SATA AG21
 - AVSS_SATA AH10
 - AVSS_SATA AH19

- SERIAL ATA
- IDE_IORDY AB29
 - IDE_IRQ AA28
 - IDE_A0 AB27
 - IDE_A1 Y28
 - IDE_A2 AB28
 - IDE_DACK# AC27
 - IDE_DRQ AC29
 - IDE_IOR# AC28
 - IDE_IOW# CW28
 - IDE_CS1# CW27
 - IDE_CS3# AD28
 - IDE_D0/GPIO15 AD26
 - IDE_D1/GPIO16 AE29
 - IDE_D2/GPIO17 AE27
 - IDE_D3/GPIO18 AG29
 - IDE_D4/GPIO19 AH28
 - IDE_D5/GPIO20 AJ28
 - IDE_D6/GPIO21 AJ27
 - IDE_D7/GPIO22 AH27
 - IDE_D8/GPIO23 AC28
 - IDE_D9/GPIO24 AE28
 - IDE_D10/GPIO25 AE29
 - IDE_D11/GPIO26 AE29
 - IDE_D12/GPIO27 AE28
 - IDE_D13/GPIO28 AD25
 - IDE_D14/GPIO29 AD29
 - IDE_D15/GPIO30 AD29
- ATA 66/100
- PIDE_D0 AD28
 - PIDE_D1 AD26
 - PIDE_D2 AE29
 - PIDE_D3 AE27
 - PIDE_D4 AG29
 - PIDE_D5 AH28
 - PIDE_D6 AJ28
 - PIDE_D7 AJ27
 - PIDE_D8 AH27
 - PIDE_D9 AC28
 - PIDE_D10 AE28
 - PIDE_D11 AE29
 - PIDE_D12 AE29
 - PIDE_D13 AE28
 - PIDE_D14 AD25
 - PIDE_D15 AD29
- SPIROM
- SPI_DI/GPIO12 J3
 - SPI_DO/GPIO11 C3
 - SPI_CLK/GPIO47 G2
 - SPI_HOLD#/GPIO31 G6
 - SPI_CS#/GPIO32 C23
 - LAN_RST#/GPIO13 M4
 - ROM_RST#/GPIO14 T3
- SERIAL ATA POWER
- FANOUT0/GPIO3 V4
 - FANOUT1/GPIO48 N3
 - FANOUT2/GPIO49 P2
 - FANIN0/GPIO50 W4
 - FANIN1/GPIO51 P5
 - FANIN2/GPIO52 P7
 - TEMP_COMM T8
 - TEMPIN0/GPIO61 T8
 - TEMPIN1/GPIO62 T7
 - TEMPIN2/GPIO63 V5
 - TEMPIN3/TALERT#/GPIO64 L7
 - VIN0/GPIO53 M8
 - VIN1/GPIO54 V6
 - VIN2/GPIO55 M6
 - VIN3/GPIO56 P4
 - VIN4/GPIO57 M7
 - VIN5/GPIO58 M7
 - VIN6/GPIO59 V7
 - VIN7/GPIO60 V7
- HW MONITOR
- AVDD AVDD_HWM
 - AVSS HWM_GND










<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: SB600 ACPI/GPIO/SATA/IDE (2 of 5)

Size: A3 Document Number: A-NOTE2.0-AMD Rev: SA

Date: Tuesday, September 26, 2006 Sheet: 17 of 55




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB600 POWER/DECOUPLING**







Size: A3 Document Number: A-NOTE2.0-AMD Rev: SA

Date: Tuesday, September 26, 2006 Sheet 18 of 55




Lynx Board Version Setting

Ver.	PCB_VER0	PCB_VER1
SA	0	0
SB	0	1
SC	1	0
SD	1	1



71.SB600.00U



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB600 AC97/USB**

Size: A3 Document Number: **A-NOTE2.0-AMD** Rev: **SA**

Date: Tuesday, September 26, 2006 Sheet: 19 of 55

19,28 AC2_SDOUT
 16,30 CLK33_KBC
 16 CLK33_LPCROM
 16 PCI_CLK0
 16,23 PCI_CLK1_CBS33




REQUIRED SYSTEM STRAPS

		AC_SDOUT	PCI_CLK0, PCI_CLK1_CBS33	PCI_CLK4	PCI_CLK6
STRAP HIGH		USE DEBUG STRAPS	ROM TYPE H,H=PCI (X Bus) ROM H,L=LPC ROM I	USB INT PLL48	CPU I/F=K8 DEFAULT
STRAP LOW		IGNORE DEBUG STRAPS DEFAULT	L,H=LPC ROM II L,L=Firmware Hub ROM	USB EXT. 48MHZ DEFAULT	CPU I/F=P4

SB600 HAS 15K INTERNAL PU FOR PCI_AD[23..28]

16,23 PCI_AD28
 16,23 PCI_AD27
 16,23 PCI_AD26
 16,23 PCI_AD25
 16,23 PCI_AD24
 16,23 PCI_AD23



DEBUG STRAPS

		PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH		RESERVED	RESERVED	RESERVED	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOT FAIL TIMER DISABLE DEFAULT
STRAP LOW					USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOT FAIL TIMER ENABLE






<Core Design>




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB600 STRAPPING PIN**




Size A3 Document Number **A-NOTE2.0-AMD** Rev SA

Date: Tuesday, September 26, 2006 Sheet 20 of 55







USB PORT




Finger Printer CNN



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title USB/MDC/BT and TV TURNER I/F		
Size A3	Document Number A-NOTE2.0-AMD	Rev SA
Date: Tuesday, September 26, 2006	Sheet 22	of 55







PCI / OTHER

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
RICOH R5C832(1/2)		
Title	Document Number	Rev
A3	A-NET2.0-AMD	SA
Date: Tuesday, September 26, 2006	Sheet 23 of 55	

IEEE 1394







<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RICOH R5C832(2/2)**

Size A3	Document Number	Rev SA
Date: Tuesday, September 26, 2006		Sheet 24 of 55



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.


Title: **LAN BCM5787M/5906M**

Size: A3, Document Number: **A-NOTE2.0-AMD**, Rev: **SA**



Date: Tuesday, September 26, 2006, Sheet: 25 of 55

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

10/100M Lan Transformer




PIN09 : GREEN
PIN11 : ORANGE




Green : Link up
Blinking : TX/RX activity

<Core Design>



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LAN Connector	
Title	Rev
Size A3	SA
A-NOTE2.0-AMD	
Date: Tuesday, September 26, 2006	Sheet 26 of 55

NEWCARD Connector





Place them Near to Chip




Place them Near to Connector



Mini Card Connector



WIRELESS SWITCH





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

MINI-PCIE

A-NOTE2.0-AMD

Date: Tuesday, September 26, 2006 Sheet 27 of 55

Title		
Size	Document Number	Rev
A3	A-NOTE2.0-AMD	SA






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO (1/2) -- CODEC CX20549**

Size: A3	Document Number: A-NOTE2.0-AMD	Rev: SA
Date: Tuesday, September 26, 2006	Sheet: 28	of 55




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.



Title: **Audio AMP and Jack**


Size: A3 Document Number: **A-NOTE2.0-AMD** Rev: SA

Date: Tuesday, September 26, 2006 Sheet 29 of 55



PlanarID
(2,1,0)
SA: 0,0,0
SB: 0,0,1
SC: 0,1,0
SD: 0,1,1






Stuff Option


RP-1	ADXL322	STMicro	No Accel.
R172	ASM	ASM	NO_ASM
R173	ASM	ASM	NO_ASM
U9	NO_ASM	LIS2L02AL	NO_ASM
Q105	ASM	ASM	NO_ASM
D97	ASM	ASM	NO_ASM
R956	NO_ASM	ASM	NO_ASM
R62	ASM	ASM	NO_ASM
R885	10 Ohm	10 Ohm	NO_ASM
C829	ASM	ASM	NO_ASM
C969	ASM	ASM	NO_ASM
R959	ASM	ASM	NO_ASM
C830	NO_ASM	0.033UF	NO_ASM
C847	NO_ASM	0.033UF	NO_ASM

RP-1	ADXL322	STMicro	No Accel.
R969	56K	56K	NO_ASM
C938	ASM	ASM	NO_ASM
R970	56K	56K	NO_ASM
C956	ASM	ASM	NO_ASM
U66	ADXL322	NO_ASM	NO_ASM
C170	ASM	NO_ASM	NO_ASM
C178	ASM	NO_ASM	NO_ASM
C190	ASM	NO_ASM	NO_ASM
R31	ASM	NO_ASM	NO_ASM

SPI ROM for System & KBC






1. SST 25VF016B
2. Macronix MX25L1605A
3. SST 8Mbit 72.25080.G01



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
BIOS ROM/G-Sensor		
Size	Document Number	Rev
A3	A-NOTE2.0-AMD	SA
Date:	Tuesday, September 26, 2006	Sheet 31 of 55


Internal KeyBoard Connector



Lanuch Board CNN



TOUCH PAD



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAUNCH / TOUCHPAD / KB CONN**

Size: A3 | Document Number: **A-NOTE2.0-AMD** | Rev: SA


Date: Tuesday, September 26, 2006 | Sheet: 32 of 55

TOP VIEW




(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD







Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46




SATA HD Connector


ODD Connector





By Sourcer request change
 P/N:
 From 74.00393.D21
 To 74.00393.F21





RS485MC POWER GOOD CIRCUIT

SB_PWRGD IS 35MS
AFTER NB_PWRGD

01/05


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **POWERGOOD&ENABLES(1/2)**

Size: A3	Document Number: A-NOTE2.0-AMD	Rev: SA
Date: Tuesday, September 26, 2006		Sheet 36 of 55


CPU_CORE
ISL6264CRZ




TI TPS51120
3D3V/5V




Adapter




TI TPS51116
1.8V / 0.9V




ISL6268_1D2V



ISL6268_VGA_CORE



Charger_ISL6255



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**

Size: A3 Document Number: **A-NOTE2.0-AMD** Rev: **SA**


Date: Tuesday, September 26, 2006 Sheet: 37 of 55

CPU_VCORE

VID=1.20V(25W)/1.15V(35W)
Iomax=21A(25W)/35A (35W)
OCP=40A~45A

TABLE 1. VOLTAGE IDENTIFICATION CODES


VID5	VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	0	1.550
0	0	0	0	0	1	1.525
0	0	0	0	1	0	1.500
0	0	0	0	1	1	1.475
0	0	0	1	0	0	1.450
0	0	0	1	0	1	1.425
0	0	0	1	1	0	1.400
0	0	0	1	1	1	1.375
0	0	1	0	0	0	1.350
0	0	1	0	0	1	1.325
0	0	1	0	1	0	1.300
0	0	1	0	1	1	1.275
0	0	1	1	0	0	1.250
0	0	1	1	0	1	1.225
0	0	1	1	1	0	1.200
0	0	1	1	1	1	1.175
0	1	0	0	0	0	1.150
0	1	0	0	0	1	1.125
0	1	0	0	1	0	1.100
0	1	0	0	1	1	1.075
0	1	0	1	0	0	1.050
0	1	0	1	0	1	1.025
0	1	0	1	1	0	1.000
0	1	0	1	1	1	0.975
0	1	1	0	0	0	0.950
0	1	1	0	0	1	0.925
0	1	1	0	1	0	0.900
0	1	1	0	1	1	0.875
0	1	1	1	0	0	0.850
0	1	1	1	0	1	0.825
0	1	1	1	1	0	0.800
0	1	1	1	1	1	0.775
1	0	0	0	0	0	0.7525
1	0	0	0	0	1	0.75
1	0	0	0	1	0	0.7375
1	0	0	0	1	1	0.725
1	0	0	1	0	0	0.7125
1	0	0	1	0	1	0.7
1	1	1	1	1	1	0.375





SET "H"-->Audio filter
 RBIAS=1.55V
 Inner 3K ohm
 Positive offset:
 (1.2V/R7)*R11
 OCP:40A*1.25=50A
 50A*2mV/A=10uA*Rocset
 Rocset=10K

Place close to L30






VCC_CORE_S0




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU Vcore Power_2	
Size A3	Document Number
A-NOTE2.0-AMD	
Date: Tuesday, September 26, 2006	Sheet 39 of 55



Aux Power

3D3V_AUX_S5



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
3D3V/ 5V AUX			
Size	Document Number		Rev
A3	A-NOTE2.0-AMD		SA
Date:	Tuesday, September 26, 2006	Sheet	40 of 55



Pin	GND	VREF2	FLOAT	V5FILT
COMP	N/A	N/A	Current Mode (apply R-C network)	D-CAP. Mode
TONSEL (CH1/CH2) [kHz]	380 / 580	280 / 430	220 / 330	180 / 270
VFB1	Adjustable output (connect to the resistor divider)			5V fixed output
VFB2	Adjustable output (connect to the resistor divider)			3.3V fixed output
SKIPSEL	AUTO-SKIP	AUTO-SKIP (FAULTS OFF)	PWM	PWM
EN1, EN2	Switcher Off	Not used	Switcher on	Switcher on
EN3, EN5	LDO Off	Not used	LDO on	LDO on (EN3 only)

$$V_{out} = 1V * (R1 + R2) / R2$$

For TPS51120, Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.


Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


TI TPS51116 for 1D8V and 0D9V



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Id=9.2A
Qg=9~12nC,
Rdson=17.4~22mohm


Id=13A
Qg=18 ~ 27nC,
Rdson=7.5 ~ 8.7mohm




AOS / 17mOhm
@4.5V/Qg=16nC

1D8V/9A , OCP >15A

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TI TPS51116 1D8V / 0D9V	
Size A3	Document Number A-NOTE2.0-AMD
Date: Tuesday, September 26, 2006	Sheet 42 of 55
Rev SA	


Place near to CPU



2D5V_S0
I_omax<684mA

$$V_o = 0.8 * (1 + (R1/R2))$$

Add 10K PL for solve EN pin issue




I_omax=9A
OCP>12.6A

R_{ds(on)}: 8.7mOhms
Inductor ripple current: (19V-1V) * (1/19) * 3.33uS/0.88uH=2.08A
If OCP=12.6A
R_{isen}=[12.6A+(2.08/2)] * (8.7mOhm*1.3)/26uA=5.93K

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ISL6268 1D2V			
Size A3	Document Number	A-NOTE2.0-AMD	
Date: Tuesday, September 26, 2006	Sheet 43	Rev SA	



ACSET Threshold 1.27V typ.
 ACSET > 1.29V Max. --> AC
 DETECT

VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
 Adaptor is 65W/19V : I_LIMIT = 2.9A (85%)

65W Adaptor : ACLIM_90W = LOW
 90W Adaptor : ACLIM_90W = HIGH

ICHG:3S3P = 5A (CHG_3S2P= Low)
 ICHG:3S2P = 3.36A(CHG_3S2P= High)
 IPRE_CHG = 280ma

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER ISL6255HRZ**


Size: Document Number
 Custm: **A-NOTE2.0-AMD** Rev: SA

Date: Tuesday, September 26, 2006 Sheet 44 of 55

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR




<Core Design>




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BAT CONN**

Size: A3	Document Number: A-NOTE2.0-AMD	Rev: SA
Date: Tuesday, September 26, 2006		Sheet 45 of 55



Run Power









Add as ATI suggestion

<Core Design>

Power On Logic










緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
PWR CTL LOGIC / PWR PLANE		
Size	Document Number	Rev
A3	A-NOTE2.0-AMD	SA
Date: Tuesday, September 26, 2006	Sheet 46	of 55




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
EMI COMPONENTS		
Size	Document Number	Rev
A3	A-NOTE2.0-AMD	SA
Date:	Tuesday, September 26, 2006	Sheet 47 of 55



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MISC			
Title			Rev
Size A3	Document Number	A-NOTE2.0-AMD	SA
Date: Tuesday, September 26, 2006	Sheet 48	of	55



I_{omax}=15A
OCP>21A

Cyntec
I_{rating}=20A, I_{sat}=38A
DCR=2.7mohm
L6

OCP setting

I_d=50A
Q_g=26 ~24nC,
R_{ds(on)}=3.9 ~ 4.9mohm

R_{ds(on)}: 4.9mOhms
Inductor ripple
current: (19V-1V) * (1/19) * 3.33uS / 0.88uH = 3.58A
If OCP=21A
R_{isen} = [21A + (3.58/2)] * (4.9mOhm * 1.3) / 26uA = 5.58K ~ 5.62K

V_{ref}=0.6V
V_{o1} = (1+R_{top}/R_{bottom}) * 0.6V = 1.01V
R₁₃/R₁₄=3K
V_{o2} = [1+R₉/(R₁₃/R₁₄)] * 0.6V = 1.2V

Vo_Select	Hi	Lo
Vout	0.95V	1.1V
R696/R695	5k11R2F	12kR2F

Vo_Select	Hi	Lo
Vout	0.95V	1.2V
R696/R695	5k11R2F	7k15R2F


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **VGA_CORE**

Size A3 Document Number: **A-NOTE2.0-AMD** Rev SA

Date: Tuesday, September 26, 2006 Sheet 49 of 55



CLK_PCIE_GFX
CLK_PCIE_GFX#

CLK_PCIE_GFX_3
CLK_PCIE_GFX#_3

PCIE_GFX_TXP[15..0] << PCIE_GFX_TXP[15..0] 11
PCIE_GFX_TXN[15..0] << PCIE_GFX_TXN[15..0] 11
PCIE_GFX_RXP[15..0] >> PCIE_GFX_RXP[15..0] 11
PCIE_GFX_RXN[15..0] >> PCIE_GFX_RXN[15..0] 11


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
ATI M7X(1/6):PCIE Interface

Size A3 Document Number
A-NOTE2.0-AMD Rev SA


Date: Tuesday, September 26, 2006 Sheet 50 of 55








For M72M, M76M
Vref voltage divider is
(vrefg=1.8v/3=0.6v)

For M66M, M71M
Vref voltage divider is
(vrefg=3.3v/2=1.65v)

Please place these capacitors as close to as U149 MPVDD Pin.



P1819B
SRS: 0: -1.25% down spread
1: -1.75% down spread




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ATI M7X(4/6):Memory Interface**

Size A3	Document Number	Rev SA
A-NOTE2.0-AMD		
Date: Tuesday, September 26, 2006	Sheet 53	of 55


DDR2 BGA MEMORY





72.55616.C0U



72.55616.C0U



Hynix	256Mb-->LAB1 use	72.55616.C0U
	512Mb	72.51216.D0U
Second Source	256Mb-->LAB1 use	72.18256.B0U
Qimonda	512Mb	72.18512.A0U



<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM**




Size A3 Document Number: **A-NOTE2.0-AMD** Rev SA

Date: Tuesday, September 26, 2006 Sheet 54 of 55

DDR2 BGA MEMORY



72.55616.C0U
Second Source: Qimonda 72.18256.B0U



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM**

Size: A3 Document Number: **A-NOTE2.0-AMD** Rev: SA

Date: Tuesday, September 26, 2006 Sheet 55 of 55