

Compal Confidential

G470/G570 DIS+UMA+Muxless M/B Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH
ATI Robson/PX3.0,PX4.0

2010-07-22


LA-6758P

REV: 0.1

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	Cover Page		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	LA-6758P	Rev	0.1
				Date:	Tuesday, August 17, 2010	Sheet	1 of 57

For 14"(Page 4x)
LS6753P PWR/B
LS6751P CardReader/B

For 15"(Page 4x+1)
LS6753P PWR/B
LS6751P CardReader/B
LS6754P LED/B
LS6755P ODD/B



(Port 0/Port 1 support SATA3)

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-6758P	0.1
				Date: Tuesday, August 17, 2010	Sheet 2 of 57

Voltage Rails

power plane	+B	+5VALW	+1.5V	+3VALW	+5VS +3VS +1.5VS +VCCP +CPU_CORE +VGA_CORE +GFX_CORE +1.8VS +0.75VS +1.05VS
S0	○	○	○	○	○
S3	○	○	○	○	✗
S5 S4/AC	○	○	✗	✗	✗
S5 S4/ Battery only	○	✗	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗	✗

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra/Rc/Re	100K +/- 5%				
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max	EVT
0	0	0 V	0 V	0 V	EVT
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	DVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	PVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	MP
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	
7	NC	2.500 V	3.300 V	3.300 V	

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011Xb	Thermal Sensor EMC1403-2	1001_101xb
		Thermal Sensor EMC1402-1	100_1100 b

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB Port (Left Side)
	UHCI1	2	USB Port (Left Side)
		3	USB Port (Left Side)
	UHCI2	4	
		5	Camera
	UHCI3	6	
7			
EHCI2	UHCI4	8	Mini Card(WLAN)
		9	
	UHCI5	10	
		11	Card Reader
	UHCI6	12	
		13	Blue Tooth

BOM Structure Table

BTO Item	BOM Structure
UMA only	PX@
Muxless	PX@+VGA@
Discrete Only	DIS@+VGA@
PX3.0 only, not for BACO	PX3@
BACO	BACO@
COMMON HDMI	HDMI@
UMA HDMI	UMA_HDMI@
Discrete HDMI	VGA_HDMI@
eSATA	ESATA@
Blue Tooth	BT@
Connector	ME@
45 LEVEL	45@
10/100 LAN	8152@
GIGA LAN	GIGA@
Camera	CMOS@
Unpop	@

SMBUS Control Table

	SOURCE	VGA	BATT	KE930	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB930	✗	✓	✗	✗	✗	✗	✗
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB930	✗	✗	✗	✗	✗	✗	✓
SMB_EC_DA2	+3VALW							
SMBCLK	PCH	✗	✗	✗	✓	✓	✗	✗
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	✗	✗	✗	✗	✗	✗	✗
SML0DATA	+3VALW							
SML1CLK	PCH	✓	✗	✓	✗	✗	✓	✗
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Notes List
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number LA-6758P Date: Tuesday, August 17, 2010
				Rev 0.1 Sheet 3 of 57

Power-Up/Down Sequence

- All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
- VDDR3 should ramp-up before or simultaneously with VDDC.
- For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.
- The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)

VDDR3(3.3VGS)

PCIE_VDDC(1.0V)

VDDR1(1.5VGS)

VDDC/VDDCI(1.12V)

VDD_CT(1.8V)


PERSTb

REFCLK

Straps Reset

Straps Valid

Global ASIC Reset




Without BACO option :

PE_GPIO0 : Low -> Reset dGPU ; High ->Normal operation
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON

BACO option :


PE_GPIO0 : High ->Normal operation (dGPU is not reseton BACO mode)
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)

dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1D1, A2VDDQ, VDD2D1, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3 , and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	dGPU Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				B	LA-6758P
				Date:	Tuesday, August 17, 2010
				Sheet	4 of 57
				Rev	0.1

PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms



Intel(R) FDI
 PCI EXPRESS* - GRAPHICS



DISCRETE ONLY
 1K 0402 5% 2 DIS@ 1 R2 FDI_FSYNCO
 1K 0402 5% 2 DIS@ 1 R3 FDI_FSYNC1
 1K 0402 5% 2 DIS@ 1 R4 FDI_INT
 1K 0402 5% 2 DIS@ 1 R5 FDI_LSYNCO
 1K 0402 5% 2 DIS@ 1 R6 FDI_LSYNC1

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms




PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	Definition
1	Normal Operation; Lane # definition matches socket pin map definition
* 0	Lane Reversed


Security Classification	Compal Secret Data	
Issued Date	2010/07/12	Deciphered Date
		2012/07/11

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.	
PROCESSOR(I7) DMI, FDI, PEG	
Title	LA-6758P
Document Number	LA-6758P
Date	Tuesday, August 17, 2010
Sheet	5 of 57



Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor(2/7) PM,XDP,CLK
Date: Tuesday, August 17, 2010				Rev 0.1
Sheet 6 of 57				



Sandy Bridge_rPGA_Rev1p0 ME@





Eiffel used 0.01u
Module design used 0.047u

<http://hobi-elektronika.net>


Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	PROCESSOR(3/7) DDRIII	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Tuesday, August 17, 2010				Sheet	7 of 57

Document Number
LA-6758P
Rev 0.1


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

POWER

JCPU1F



QC=94A
DC=53A


- AG35 VCC1
- AG34 VCC2
- AG33 VCC3
- AG32 VCC4
- AG31 VCC5
- AG30 VCC6
- AG29 VCC7
- AG28 VCC8
- AG27 VCC9
- AG26 VCC10
- AF35 VCC11
- AF34 VCC12
- AF33 VCC13
- AF32 VCC14
- AF31 VCC15
- AF30 VCC16
- AF29 VCC17
- AF28 VCC18
- AF27 VCC19
- AF26 VCC20
- AD35 VCC21
- AD34 VCC22
- AD33 VCC23
- AD32 VCC24
- AD31 VCC25
- AD30 VCC26
- AD29 VCC27
- AD28 VCC28
- AD27 VCC29
- AD26 VCC30
- AC35 VCC31
- AC34 VCC32
- AC33 VCC33
- AC32 VCC34
- AC31 VCC35
- AC30 VCC36
- AC29 VCC37
- AC28 VCC38
- AA34 VCC39
- AA33 VCC40
- AA32 VCC41
- AA31 VCC42
- AA30 VCC43
- AA29 VCC44
- AA28 VCC45
- AA27 VCC46
- AA26 VCC47
- AA25 VCC48
- AA24 VCC49
- AA23 VCC50
- Y35 VCC51
- Y34 VCC52
- Y33 VCC53
- Y32 VCC54
- Y31 VCC55
- Y30 VCC56
- Y29 VCC57
- Y28 VCC58
- Y27 VCC59
- Y26 VCC60
- Y25 VCC61
- Y24 VCC62
- Y23 VCC63
- Y22 VCC64
- Y21 VCC65
- V30 VCC66
- V29 VCC67
- V28 VCC68
- V27 VCC69
- V26 VCC70
- V25 VCC71
- V24 VCC72
- V23 VCC73
- V22 VCC74
- V21 VCC75
- V20 VCC76
- V19 VCC77
- V18 VCC78
- V17 VCC79
- V16 VCC80
- V15 VCC81
- R35 VCC82
- R34 VCC83
- R33 VCC84
- R32 VCC85
- R31 VCC86
- R30 VCC87
- R29 VCC88
- R28 VCC89
- R27 VCC90
- R26 VCC91
- R25 VCC92
- P34 VCC93
- P33 VCC94
- P32 VCC95
- P31 VCC96
- P30 VCC97
- P29 VCC98
- P28 VCC99
- P27 VCC100

PEG AND DDR



CORE SUPPLY

SVID

SENSE LINES




- VCCIO1 AH13
- VCCIO2 AH10
- VCCIO3 AG10
- VCCIO4 AC10
- VCCIO5 Y10
- VCCIO6 U10
- VCCIO7 P10
- VCCIO8 L10
- VCCIO9 J14
- VCCIO10 J12
- VCCIO11 J11
- VCCIO12 H14
- VCCIO13 H14
- VCCIO14 H11
- VCCIO15 H11
- VCCIO16 G14
- VCCIO17 G13
- VCCIO18 F13
- VCCIO19 F12
- VCCIO20 F14
- VCCIO21 F11
- VCCIO22 F11
- VCCIO23 E14
- VCCIO24 E12
- VCCIO25 D14
- VCCIO26 D13
- VCCIO27 D12
- VCCIO28 D11
- VCCIO29 C14
- VCCIO30 C13
- VCCIO31 C12
- VCCIO32 C11
- VCCIO33 B14
- VCCIO34 B12
- VCCIO35 A14
- VCCIO36 A13
- VCCIO37 A14
- VCCIO38 A12
- VCCIO39 A11
- VCCIO40 J23




Sandy Bridge_PGM Rev.1.0
ME@

Security Classification	Compal Secret Data	
Issued Date	2010/07/12	Deciphered Date
		2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		


Compal Electronics, Inc.	
PROCESSOR(5/7) PWR,BYPASS	
Document Number	Rev
LA-6758P	0.1
Date: Tuesday, August 17, 2010	Sheet 9 of 57




POWER




Security Classification	Compal Secret Data		Title
Issued Date	2010/07/12	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Processor LA-6758P Date: Tuesday, August 17, 2010 Sheet 10 of 57



Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-6758P	0.1
Date: Tuesday, August 17, 2010				Sheet	11 of 57




- [7] DDR_A_C[0..63]
- [7] DDR_A_DQS[0..7]
- [7] DDR_A_DQS#0..7]
- [7] DDR_A_MA[0..15]



Layout Note:
Place near DIMM

OSCAN (220uF_6.3V_4.2L_ESR17m)*1=(SF000002Y00)
 (10uF_0603_6.3V)*8
 (0.1uF_402_10V)*4



Layout Note:
Place near DIMM


VDDQ (1.5V) =
 3*330uF / 12m ohm (TOTAL FOR 2 SO-DIMMs)
 6*0603 10uF (PER CONNECTOR)

VTT (0.75V) =
 3*0805 10uF 4*0402 1uF

VREF =
 1*0402 0.1uF 1*0402 2.2uF


VDSPPD (3.3V) =
 1*0402 0.1uF 1*0402 2.2uF

7/28 Update connect GND directly




Layout Note:
Place near DIMM


Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date		2012/07/11	DDR3-SODIMM SLOT1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Sub Custom	Document Number	Rev 0.1
			Date:	Tuesday, August 17, 2010	Sheet 12 of 57



For Arranale only +VREF_DQ_DIMMB supply from a external 1.5V voltage divide circuit.
07/17/2009



Layout Note: Place near DIMM
(10uF_0603_6.3V) *8
(0.1uF_402_10V) *4




VDDQ (1.5V) =
3*330uF / 12m ohm (TOTAL FOR 2 SO-DIMMS)
6*0603 10uF (PER CONNECTOR)

VTT (0.75V) =
3*0805 10uF 4*0402 1uF

VDDSPD (3.3V) =
1*0402 0.1uF 1*0402 2.2uF















Layout Note: Place near DIMM




7/28 Update connect GND directly

Layout Note: Place near DIMM

Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	DDR3-SODIMM SLOT2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-6758P	Rev 0.1
				Date: Tuesday, August 17, 2010	ISheet 13 of 57








Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-6758P
				Rev 0.1
Date:	Tuesday, August 17, 2010	Sheet	14	of 57




6/23 for GPU

Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (2/8) PCIE, SMBUS, CLK Document Number LA-6758P Date: Tuesday, August 17, 2010 Sheet 15 of 57













PCH_GPIO51 R221 1 @ 2 1K 0402 5%


Boot BIOS Strap bit1 BBS1		
Bit11	Bit10	Destination
0	1	Reserved
1	0	Reserved
1	1	* SPI (Default)
0	0	LPC



GPIO53=This Signal has a weak internal pull-up.
NOTE: The internal pull-up is disabled after PLTRST# deasserts.



7/12 U12 Reserve from module design





USB DEBUG=PORT1 AND PORT9

RIGHT USB
LEFT USB
LEFT USB (COMBO)
USB charger
USB Camera

WLAN R01
07/16 FOR PING4 EXT USB
CARD READER

Bluetooth



Security Classification	Compal Secret Data
Issued Date	2010/07/12
Deciphered Date	2012/07/11

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Title		Compal Electronics, Inc.	
PCH (5/9) PCI, USB		Rev 0.1	
Date:	Tuesday, August 17, 2010	Sheet	18 of 57

ICC_EN#
Integrated Clock Chip Enable
H ; Disable
L ; Enable
★


GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
★ H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable

PCH_GPIO27 (Have internal Pull-High)
★ High: VCCVRM VR Enable
Low: VCCVRM VR Disable

PCH_GPIO36




PCH_GPIO69	PCH_GPIO70	PCH_GPIO71	Function
0	0	0	UMA
1	0	0	DIS *
0	1	0	PX3.0
1	1	0	PX4.0




INIT3_3V
This signal has weak internal PU, can't pull low
Intel schematic revieve recommend.

- T70 BMBUS# / GPIO0
- A42 TACH1 / GPIO1
- H36 TACH2 / GPIO6
- E38 TACH3 / GPIO7
- C10 GPIO8
- C4 LAN_PHY_PWR_CTRL / GPIO12
- G2 GPIO15
- U2 SATA4GP / GPIO16
- D40 TACH0 / GPIO17
- T5 SCLOCK / GPIO22
- E8 GPIO24 / MEM_LED
- E16 GPIO27
- P8 GPIO28
- K1 BT_OFF#
- K4 STP_PCIF# / GPIO34
- V8 GPIO35
- M5 SATA2GP / GPIO36
- N2 SATA3GP / GPIO37
- M3 SLOAD / GPIO38
- V13 SDATAOUT0 / GPIO39
- V3 SDATAOUT1 / GPIO48
- D6 SATA5GP / GPIO49
- GPIO57
- A4 VSS_NCTF_1
- A44 VSS_NCTF_2
- A45 VSS_NCTF_3
- A46 VSS_NCTF_4
- A5 VSS_NCTF_5
- A6 VSS_NCTF_6
- B3 VSS_NCTF_7
- B47 VSS_NCTF_8
- BD1 VSS_NCTF_9
- BD49 VSS_NCTF_10
- BE1 VSS_NCTF_11
- BE49 VSS_NCTF_12
- BF1 VSS_NCTF_13
- BF49 VSS_NCTF_14
- C40 PCH_GPIO68
- BA1 PCH_GPIO69
- C41 PCH_GPIO70
- A40 PCH_GPIO71
- P4 A20GATE
- AU16 PCH_PECI R
- P5 KB_RST#
- AY11 PROCPWRGD
- AY10 PCH_THRMTRIP# R
- T14 THRMTRIP#
- NC_1 AH8
- NC_2 AK11
- NC_3 AH10
- NC_4 AK10
- NC_5 P37
- BG2 @T15 PAD
- BG48 @T16 PAD
- BH3 @T17 PAD
- BH47 @T18 PAD
- BJ4 @T20 PAD
- BJ44 @T22 PAD
- BJ45 @T24 PAD
- BJ46 @T26 PAD
- BJ5 @T28 PAD
- BJ6 @T30 PAD
- C2 @T32 PAD
- C48 @T34 PAD
- D1 @T36 PAD
- D49 @T38 PAD
- E1 @T40 PAD
- E49 @T42 PAD
- F1 @T44 PAD
- F49 @T46 PAD


COUGARPOINT_FCBGA989



This pin can be left as no connect in On-Die VR enabled mode (default).



PCH Power Rail Table		
Voltage Rail	Voltage	SO Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc_3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus_3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06



VCC3_3 = 266mA detal waiting for newest spec
 VCCDMI = 42mA detal waiting for newest spec

POWER

USB

Clock and Miscellaneous

PCI/GPIO/LPC

SATA

MISC

CPU



RTC

Security Classification	Compal Secret Data	
Issued Date	2010/07/12	Deciphered Date
		2012/07/11

Compal Electronics, Inc.
PCH (8/9) PWR

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title	Document Number	Rev
	LA-6758P	0.1
Date:	Tuesday, August 17, 2010	Sheet 21 of 57



Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc. PCH (9/9) VSS	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Revision 01	Date: Tuesday, August 17, 2010 Sheet 22 of 57

[5] PCIE_CTX_GRX_P[15..0] → PCIE_CTX_GRX_P[15..0]
 [5] PCIE_CTX_GRX_N[15..0] → PCIE_CTX_GRX_N[15..0]

PCIE_CTX_GRX_P0 AF30 PCIE_RX0P
 PCIE_CTX_GRX_N0 AE31 PCIE_RX0N
 PCIE_CTX_GRX_P1 AE29 PCIE_RX1P
 PCIE_CTX_GRX_N1 AD28 PCIE_RX1N
 PCIE_CTX_GRX_P2 AD30 PCIE_RX2P
 PCIE_CTX_GRX_N2 AC31 PCIE_RX2N
 PCIE_CTX_GRX_P3 AC29 PCIE_RX3P
 PCIE_CTX_GRX_N3 AB28 PCIE_RX3N
 PCIE_CTX_GRX_P4 AB30 PCIE_RX4P
 PCIE_CTX_GRX_N4 AA31 PCIE_RX4N
 PCIE_CTX_GRX_P5 AA29 PCIE_RX5P
 PCIE_CTX_GRX_N5 Y28 PCIE_RX5N
 PCIE_CTX_GRX_P6 Y30 PCIE_RX6P
 PCIE_CTX_GRX_N6 W31 PCIE_RX6N
 PCIE_CTX_GRX_P7 W29 PCIE_RX7P
 PCIE_CTX_GRX_N7 V28 PCIE_RX7N
 PCIE_CTX_GRX_P8 V30 PCIE_RX8P
 PCIE_CTX_GRX_N8 U31 PCIE_RX8N
 PCIE_CTX_GRX_P9 U29 PCIE_RX9P
 PCIE_CTX_GRX_N9 T28 PCIE_RX9N
 PCIE_CTX_GRX_P10 T30 PCIE_RX10P
 PCIE_CTX_GRX_N10 R31 PCIE_RX10N
 PCIE_CTX_GRX_P11 R29 PCIE_RX11P
 PCIE_CTX_GRX_N11 P28 PCIE_RX11N
 PCIE_CTX_GRX_P12 P30 PCIE_RX12P
 PCIE_CTX_GRX_N12 N31 PCIE_RX12N
 PCIE_CTX_GRX_P13 N29 PCIE_RX13P
 PCIE_CTX_GRX_N13 M28 PCIE_RX13N
 PCIE_CTX_GRX_P14 M30 PCIE_RX14P
 PCIE_CTX_GRX_N14 L31 PCIE_RX14N
 PCIE_CTX_GRX_P15 L29 PCIE_RX15P
 PCIE_CTX_GRX_N15 K30 PCIE_RX15N

U8A VGA@

PCI EXPRESS INTERFACE

PCIE_CRX_GTX_P[15..0] → PCIE_CRX_GTX_P[15..0] [5]
 PCIE_CRX_GTX_N[15..0] → PCIE_CRX_GTX_N[15..0] [5]

PCIE_TX0P AH30 PCIE_CRX_C_GTX_P0 0.1U_0402_10V7K C273VGA@ PCIE_CRX_GTX_P0
 PCIE_TX0N AG31 PCIE_CRX_C_GTX_N0 0.1U_0402_10V7K C272 1_VGA@ PCIE_CRX_GTX_N0
 PCIE_TX1P AG29 PCIE_CRX_C_GTX_P1 0.1U_0402_10V7K C274VGA@ PCIE_CRX_GTX_P1
 PCIE_TX1N AF28 PCIE_CRX_C_GTX_N1 0.1U_0402_10V7K C275 1_VGA@ PCIE_CRX_GTX_N1
 PCIE_TX2P AF27 PCIE_CRX_C_GTX_P2 0.1U_0402_10V7K C276VGA@ PCIE_CRX_GTX_P2
 PCIE_TX2N AF26 PCIE_CRX_C_GTX_N2 0.1U_0402_10V7K C277 1_VGA@ PCIE_CRX_GTX_N2
 PCIE_TX3P AD27 PCIE_CRX_C_GTX_P3 0.1U_0402_10V7K C278VGA@ PCIE_CRX_GTX_P3
 PCIE_TX3N AD26 PCIE_CRX_C_GTX_N3 0.1U_0402_10V7K C279 1_VGA@ PCIE_CRX_GTX_N3
 PCIE_TX4P AC25 PCIE_CRX_C_GTX_P4 0.1U_0402_10V7K C280VGA@ PCIE_CRX_GTX_P4
 PCIE_TX4N AB25 PCIE_CRX_C_GTX_N4 0.1U_0402_10V7K C281 1_VGA@ PCIE_CRX_GTX_N4
 PCIE_TX5P Y23 PCIE_CRX_C_GTX_P5 0.1U_0402_10V7K C282VGA@ PCIE_CRX_GTX_P5
 PCIE_TX5N Y24 PCIE_CRX_C_GTX_N5 0.1U_0402_10V7K C283 1_VGA@ PCIE_CRX_GTX_N5
 PCIE_TX6P AB27 PCIE_CRX_C_GTX_P6 0.1U_0402_10V7K C284VGA@ PCIE_CRX_GTX_P6
 PCIE_TX6N AB26 PCIE_CRX_C_GTX_N6 0.1U_0402_10V7K C285 1_VGA@ PCIE_CRX_GTX_N6
 PCIE_TX7P Y27 PCIE_CRX_C_GTX_P7 0.1U_0402_10V7K C286VGA@ PCIE_CRX_GTX_P7
 PCIE_TX7N Y26 PCIE_CRX_C_GTX_N7 0.1U_0402_10V7K C287 1_VGA@ PCIE_CRX_GTX_N7
 PCIE_TX8P W24 PCIE_CRX_C_GTX_P8 0.1U_0402_10V7K C288VGA@ PCIE_CRX_GTX_P8
 PCIE_TX8N W23 PCIE_CRX_C_GTX_N8 0.1U_0402_10V7K C289 1_VGA@ PCIE_CRX_GTX_N8
 PCIE_TX9P Y27 PCIE_CRX_C_GTX_P9 0.1U_0402_10V7K C290VGA@ PCIE_CRX_GTX_P9
 PCIE_TX9N U26 PCIE_CRX_C_GTX_N9 0.1U_0402_10V7K C291 1_VGA@ PCIE_CRX_GTX_N9
 PCIE_TX10P U24 PCIE_CRX_C_GTX_P10 0.1U_0402_10V7K C292VGA@ PCIE_CRX_GTX_P10
 PCIE_TX10N U23 PCIE_CRX_C_GTX_N10 0.1U_0402_10V7K C293 1_VGA@ PCIE_CRX_GTX_N10
 PCIE_TX11P T26 PCIE_CRX_C_GTX_P11 0.1U_0402_10V7K C294VGA@ PCIE_CRX_GTX_P11
 PCIE_TX11N T27 PCIE_CRX_C_GTX_N11 0.1U_0402_10V7K C295 1_VGA@ PCIE_CRX_GTX_N11
 PCIE_TX12P T24 PCIE_CRX_C_GTX_P12 0.1U_0402_10V7K C296VGA@ PCIE_CRX_GTX_P12
 PCIE_TX12N T23 PCIE_CRX_C_GTX_N12 0.1U_0402_10V7K C297 1_VGA@ PCIE_CRX_GTX_N12
 PCIE_TX13P P27 PCIE_CRX_C_GTX_P13 0.1U_0402_10V7K C298VGA@ PCIE_CRX_GTX_P13
 PCIE_TX13N P26 PCIE_CRX_C_GTX_N13 0.1U_0402_10V7K C299 1_VGA@ PCIE_CRX_GTX_N13
 PCIE_TX14P P24 PCIE_CRX_C_GTX_P14 0.1U_0402_10V7K C300VGA@ PCIE_CRX_GTX_P14
 PCIE_TX14N P23 PCIE_CRX_C_GTX_N14 0.1U_0402_10V7K C301 1_VGA@ PCIE_CRX_GTX_N14
 PCIE_TX15P M27 PCIE_CRX_C_GTX_P15 0.1U_0402_10V7K C302VGA@ PCIE_CRX_GTX_P15
 PCIE_TX15N N26 PCIE_CRX_C_GTX_N15 0.1U_0402_10V7K C303 1_VGA@ PCIE_CRX_GTX_N15

R01

[15] CLK_PCIE_VGA# → T48 PAD → CLK_PCIE_VGA# AK30
 [15] CLK_PCIE_VGA → T49 PAD → CLK_PCIE_VGA# AK32
 [25] VGA_PWRGD → R299 → 10K 0402 5% → VGA@ → N10
 [18] VGA_RST# → AL27 → PERSTB

CLOCK


PCIE_REFCLKP AK30
 PCIE_REFCLKN AK32

CALIBRATION



PCIE_CALRP Y22 1.27K 0402 1% 1_VGA@ 2 R298
 PCIE_CALRN AA22 2K 0402 5% 1_VGA@ 2 R300 +1.0VGS

216-0774207-A11ROB_FCBGA631

PCIE LANE



LVDS









For PIWG4 (17") Dual channel Use

R01
07/16

VGA 0609

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RobsonXT-S3 PCIE/LVDS	
Size	B	Document Number			Rev
Date:	Tuesday, August 17, 2010	Sheet	23	of	57

TX_PWRS_ENB	GPIO0	0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)





CONFIGURATION STRAPS
 ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	POIE FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	POIE TRANSMITTER DE-EMPHASIS ENABLED	X
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROMIDCFG(2:0)	GPIO{13:11}	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD	H2SYNC		0
RSVD	GENERICC		0
AUD[1] AUD[0]	HSYNC	AUD[1] AUD[0] 0: 0 No audio function 1: 1 Audio for DisplayPort and HDMI if dongle is detected 1: 0 Audio for DisplayPort and HDMI 1: 1 Audio for both DisplayPort and HDMI	11


AMD RESERVED CONFIGURATION STRAPS
 ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET


GPIO21	H2SYNC	GENERICC	GPIO2	GPIO8
--------	--------	----------	-------	-------

STRAPS









VGA Thermal Sensor EMC1402-1 Closed to GPU






D28 with leakage need to check


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title PARK-S3 Main Generic/MSIC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	LA-6758P	0.1
Date:	Tuesday, August 17, 2010	Sheet	25	of	57	







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
				PARK-S3 Main Generic/MSIC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-6758P Rev 0.1
Date: Tuesday, August 17, 2010				Sheet 26 of 57






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title RobsonXT-S3 DP PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				B	0.1
Date: Tuesday, August 17, 2010				Sheet	27 of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2010/07/12	Deciphered Date	2012/07/11	Title
				RobsonXT-S3 PWR/GND	
Size	Document Number	Sheet	28	of	57
C		Date:	Tuesday, August 17, 2010	Sheet	28 of 57
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Rev	0.1		






Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix 512MB PN:SA000032460	R357	R360	R362
Samsung 512MB PN:SA000035700	R358	R359	R362
Hynix 1GB PN:SA00003VS20	R357	R360	R361
Samsung 1GB PN:SA00003MQ20	R358	R359	R361



Route 50ohms single-ended/100ohm diff and keep short debug only, for clock observation, if not need, DNI.

Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	0.1	
Date:	Tuesday, August 17, 2010	Sheet	29	of 57

- [29] M_DA6[3..0] M_DA6[3..0]
- [29] M_MA[13..0] M_MA[13..0]
- [29] M_DQM[7..0] M_DQM[7..0]
- [29] M_DQS[7..0] M_DQS[7..0]
- [29] M_DQS# [7..0] M_DQS# [7..0]









ref 139-02 recommend
add off page
Park SCL recommend pu 60.4 ohm to
0.01U update
<http://hobi-elektronika.net>

VRAM P/N :
Hynix : SA000041S10 (S IC D3 64MX16 H5TQ1G63BFR-11C FBGA C38!)
Samsung : SA000041T10 (S IC D3 64MX16 K4W1G1646E-HC11 FBGA C38!)
update VRAM PN 0619 update

Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	RobsonXT-S3 VRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	C	Document Number		Rev 0.1
Date:	Tuesday, August 17, 2010	Sheet	30	of 57


VGA LCD/PANEL BD. Conn.

LCD POWER CIRCUIT









[24]	VGA_LVDS_SCL	VGA_LVDS_SCL	0.0402_5%	2	DIS@	1	R409	CONN LVDS_SCL
[24]	VGA_LVDS_SDA	VGA_LVDS_SDA	0.0402_5%	2	DIS@	1	R410	CONN LVDS_SDA
[23]	VGA_LVDS_A0	VGA_LVDS_A0#	0.0402_5%	2	DIS@	1	R411	CONN LVDS_A0
[23]	VGA_LVDS_A1	VGA_LVDS_A1#	0.0402_5%	2	DIS@	1	R413	CONN LVDS_A1
[23]	VGA_LVDS_A2	VGA_LVDS_A2#	0.0402_5%	2	DIS@	1	R415	CONN LVDS_A2
[23]	VGA_LVDS_A2	VGA_LVDS_A2#	0.0402_5%	2	DIS@	1	R416	CONN LVDS_A2#
[23]	VGA_LVDS_ACLK	VGA_LVDS_ACLK#	0.0402_5%	2	DIS@	1	R417	CONN LVDS_ACLK
[23]	VGA_LVDS_ACLK#	VGA_LVDS_ACLK#	0.0402_5%	2	DIS@	1	R418	CONN LVDS_ACLK#
[23]	VGA_LVDS_B0	VGA_LVDS_B0#	0.0402_5%	2	DIS@	1	R722	CONN LVDS_B0
[23]	VGA_LVDS_B1	VGA_LVDS_B1#	0.0402_5%	2	DIS@	1	R725	CONN LVDS_B1
[23]	VGA_LVDS_B2	VGA_LVDS_B2#	0.0402_5%	2	DIS@	1	R720	CONN LVDS_B2
[23]	VGA_LVDS_B2	VGA_LVDS_B2#	0.0402_5%	2	DIS@	1	R721	CONN LVDS_B2#
[23]	VGA_LVDS_BCLK	VGA_LVDS_BCLK#	0.0402_5%	2	DIS@	1	R726	CONN LVDS_BCLK
[23]	VGA_LVDS_BCLK#	VGA_LVDS_BCLK#	0.0402_5%	2	DIS@	1	R724	CONN LVDS_BCLK#
[17]	EDID_CLK	EDID_CLK	0.0402_5%	2	PX@	1	R419	CONN LVDS_SCL
[17]	EDID_DATA	EDID_DATA	0.0402_5%	2	PX@	1	R420	CONN LVDS_SDA
[17]	LVDS_A0	LVDS_A0#	0.0402_5%	2	PX@	1	R421	CONN LVDS_A0
[17]	LVDS_A0#	LVDS_A0#	0.0402_5%	2	PX@	1	R422	CONN LVDS_A0#
[17]	LVDS_A1	LVDS_A1#	0.0402_5%	2	PX@	1	R423	CONN LVDS_A1
[17]	LVDS_A1#	LVDS_A1#	0.0402_5%	2	PX@	1	R424	CONN LVDS_A1#
[17]	LVDS_A2	LVDS_A2#	0.0402_5%	2	PX@	1	R425	CONN LVDS_A2
[17]	LVDS_A2#	LVDS_A2#	0.0402_5%	2	PX@	1	R427	CONN LVDS_A2#
[17]	LVDS_ACLK	LVDS_ACLK#	0.0402_5%	2	PX@	1	R428	CONN LVDS_ACLK
[17]	LVDS_ACLK#	LVDS_ACLK#	0.0402_5%	2	PX@	1	R429	CONN LVDS_ACLK#
[17]	LVDS_B0	LVDS_B0#	0.0402_5%	2	PX@	1	R727	CONN LVDS_B0
[17]	LVDS_B0#	LVDS_B0#	0.0402_5%	2	PX@	1	R730	CONN LVDS_B0#
[17]	LVDS_B1	LVDS_B1#	0.0402_5%	2	PX@	1	R732	CONN LVDS_B1
[17]	LVDS_B1#	LVDS_B1#	0.0402_5%	2	PX@	1	R731	CONN LVDS_B1#
[17]	LVDS_B2	LVDS_B2#	0.0402_5%	2	PX@	1	R734	CONN LVDS_B2
[17]	LVDS_B2#	LVDS_B2#	0.0402_5%	2	PX@	1	R733	CONN LVDS_B2#
[17]	LVDS_BCLK	LVDS_BCLK#	0.0402_5%	2	PX@	1	R728	CONN LVDS_BCLK
[17]	LVDS_BCLK#	LVDS_BCLK#	0.0402_5%	2	PX@	1	R729	CONN LVDS_BCLK#

CMOS Camera Conn




Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Document Number				LA-6758P
Date				Tuesday, August 17, 2010
Sheet				31 of 57



Check CRT footprint 7/20_OTIS



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Compal Electronics, Inc.	
2010/07/12		2012/07/11		CRT Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		0.1	
Custom	LA-6758P				
Date:	Tuesday, August 17, 2010	Sheet	32	of	57






R01

[17]	HDMI_CLK+ CK	HDMI@	R464	1	2	0.0402_5%	HDMI_CLK+ CONN
[17]	HDMI_CLK- CK	HDMI@	R465	1	2	0.0402_5%	HDMI_CLK- CONN
[17]	HDMI_TX0+ CK	HDMI@	R466	1	2	0.0402_5%	HDMI_TX0+ CONN
[17]	HDMI_TX0- CK	HDMI@	R467	1	2	0.0402_5%	HDMI_TX0- CONN
[17]	HDMI_TX1+ CK	HDMI@	R468	1	2	0.0402_5%	HDMI_TX1+ CONN
[17]	HDMI_TX1- CK	HDMI@	R469	1	2	0.0402_5%	HDMI_TX1- CONN
[17]	HDMI_TX2+ CK	HDMI@	R470	1	2	0.0402_5%	HDMI_TX2+ CONN
[17]	HDMI_TX2- CK	HDMI@	R471	1	2	0.0402_5%	HDMI_TX2- CONN

[24]	VGA_HDMI_CLK+	C535	1	2	DIS HDMI@	0.1U_0402_16V7K	HDMI_CLK+ CK
[24]	VGA_HDMI_CLK-	C536	1	2	DIS HDMI@	0.1U_0402_16V7K	HDMI_CLK- CK
[24]	VGA_HDMI_TX0+	C537	1	2	DIS HDMI@	0.1U_0402_16V7K	HDMI_TX0+ CK
[24]	VGA_HDMI_TX0-	C538	1	2	DIS HDMI@	0.1U_0402_16V7K	HDMI_TX0- CK
[24]	VGA_HDMI_TX1+	C539	1	2	DIS HDMI@	0.1U_0402_16V7K	HDMI_TX1+ CK
[24]	VGA_HDMI_TX1-	C540	1	2	DIS HDMI@	0.1U_0402_16V7K	HDMI_TX1- CK
[24]	VGA_HDMI_TX2+	C541	1	2	DIS HDMI@	0.1U_0402_16V7K	HDMI_TX2+ CK
[24]	VGA_HDMI_TX2-	C542	1	2	DIS HDMI@	0.1U_0402_16V7K	HDMI_TX2- CK



[17]	HDMICLK_NB	UMA_HDMI@	R478	1	2	0.0402_5%	HDMICLK_R
[24]	VGA_HDMI_SCL	DIS_HDMI@	R479	1	2	0.0402_5%	HDMICLK_R
[17]	HDMIDAT_NB	UMA_HDMI@	R480	1	2	0.0402_5%	HDMIDAT_R
[24]	VGA_HDMI_SDA	DIS_HDMI@	R481	1	2	0.0402_5%	HDMIDAT_R



HDMI_CLK+ CONN	R489	DIS_HDMI@	499_0402_1%
HDMI_CLK- CONN	R490	DIS_HDMI@	499_0402_1%
HDMI_TX0+ CONN	R491	DIS_HDMI@	499_0402_1%
HDMI_TX0- CONN	R492	DIS_HDMI@	499_0402_1%
HDMI_TX1+ CONN	R493	DIS_HDMI@	499_0402_1%
HDMI_TX1- CONN	R494	DIS_HDMI@	499_0402_1%
HDMI_TX2+ CONN	R495	DIS_HDMI@	499_0402_1%
HDMI_TX2- CONN	R496	DIS_HDMI@	499_0402_1%


NEAR CONNECT

<http://hobi-elektronika.net>

Security Classification		Compal Secret Data	
Issued Date	2010/07/12	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Ltd.			
Title			
HDMI CONN			
Size	Document Number	Rev	
Custom	LA-6758P	0.1	
Date:	Tuesday, August 17, 2010	Sheet	33 of 57


Mini-Express Card for WLAN/WiMAX(Half)




Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.

LPC_FRAME# R	R508	1	@	2	0.0402 5%	LPC_FRAME#	LPC_FRAME#	[14,40]
LPC_AD3 R	R509	1	@	2	0.0402 5%	LPC_AD3	LPC_AD3	[14,40]
LPC_AD2 R	R510	1	@	2	0.0402 5%	LPC_AD2	LPC_AD2	[14,40]
LPC_AD1 R	R511	1	@	2	0.0402 5%	LPC_AD1	LPC_AD1	[14,40]
LPC_AD0 R	R512	1	@	2	0.0402 5%	LPC_AD0	LPC_AD0	[14,40]
PCI_RST# R	R513	1	@	2	0.0402 5%	PCI_RST#	PCI_RST#	[15]
CLK_PCIE_DB						CLK_PCIE_DB	CLK_PCIE_DB	[15]

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title Mini-Card/NEW Card/SIM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-6758P
				Date:	Tuesday, August 17, 2010
				Sheet	34 of 57
				Rev	0.1





Atheros request can't disable LAN power





Power On strapping

Pin	Description	Chip Default
LED0	H:Over Clock Enable L:Over Clock Disable *	H
LED2	H:SWR Switch mode regulator Select * AR8151 Pin23=LED2. AR8152, Pin23 is CLKREQ	--







	Pin4	Configure		Pin23	Configure
		R525	C559		
AR8152	VDDCT_REG		*	CLKREQn	*
AR8151	CLKREQn	*		LED [2]	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
				LAN-AR8151/8152
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Tuesday, August 17, 2010	Sheet	35	of 57




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	LAN_Transformer
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-6758P
				Date:	Tuesday, August 17, 2010
				Sheet	36 of 57
				Rev	0.1




REMOTE1,2+/-:
Trace width/space:10/10 mil
Trace length:<8"

FAN1 Conn




Security Classification	Compal Secret Data			Compal Electronics, Ltd.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	EMC1403 Thermal sensor/FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-6758P
				Date: Tuesday, August 17, 2010	Rev 0.1
				Sheet 37 of 57	


Left USB Conn.



SATA HDD Conn.








ODD Power Control




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	HDD/ODD Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-6758P	Rev 0.1
Date:	Tuesday, August 17, 2010		Sheet	38	of 57














CX20671
High Definition Audio Codec SoC
With Integrated Class-D Stereo
Amplifier.
 An integrated 5 V to 3.3 V Low-dropout
 voltage regulator (LDO).
 An integrated 3.3 V to 1.8V Low-dropout
 voltage regulator (LDO).



Security Classification	Compal Secret Data	© © © ©		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	CX20671 Codec	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				LA-6758P	Rev 0.1
				Date: Tuesday, August 17, 2010	Sheet 39 of 57






Vcc	3.3V +/- 5%				
R694	100K +/- 5%				
Board ID	R695	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max	EVT
0	0	0 V	0 V	0 V	EVT
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	DVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	PVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	MP




Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	BIOS & EC I/O Port
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date	Tuesday, August 17, 2010	Sheet	40	of 57

**FOR EC 256KB SPI ROM
(150mil PACKAGE)**



H_3P8



H_3P3





H_3P0x4P5N




H_3P0N



H_2P8




Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-6758P
Date: Tuesday, August 17, 2010				Rev 0.1
Sheet 41 of 57				





USB
A+ = RXP
A- = RXN
B- = TXN
B+ = TXP

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
				USB ports/BT/E-SATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date		Tuesday, August 17, 2010		Sheet 42 of 57	
Document Number			Rev		
Custom			0.1		
				LA-6758P	

ON/OFF switch




Power Bottom Board Conn. 8pin




EMI REQUEST 1ST = SCA00000E00
2ST = SCA00000R00


Card Reader/Audio Jack SB CONN




07/16
FOR PIW4 USE



Right USB Conn.




6/9 change to B2 150U
(220uF_6.3V_5.8L_ESR17m) *1=(SF000001500)




07/16
FOR PIW4 USE

Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				other IO connector
Size Custom	Document Number	LA-6758P		Rev 0.1
Date:	Tuesday, August 17, 2010	Sheet	43 of 57	


+5VALW TO +5VS







+3VALW TO +3VS





+1.5V to +1.5VS



6/13 change SI4800 to SI2301




For Intel S3 Power Reduction.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-6758P	0.1
Date: Tuesday, August 17, 2010				Sheet	44 of 57

DC030006J00



**Precharge detector
15.97V/14.84V FOR
ADAPTOR**







ACIN

Precharge detector			
	Min.	typ.	Max.
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V


BATT ONLY

Precharge detector			
	Min.	typ.	Max.
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V

PH201 under CPU botten side :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C



Security Classification	Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				PIWG4
				Rev 0.1
Date: Tuesday, August 17, 2010				Sheet 46 of 57



CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

CC=0.25A-3A	
IREF=1.016*Icharge	
IREF=0.254V-3.048V	
VCHLIM need over 95mV	


UMA CP mode
 $V_{aLim}=2.39*(1.4K/(1.4K+13.7K))=0.2376V$
 $linput=(1/0.02)((0.05*V_{aLim})/2.39+0.05)$
 where $V_{aLim}=0.2376V$, $linput=2.75A$

DIS CP mode
 $V_{aLim}=2.39*(3.9K/(3.9K+16.9K))=0.478V$
 $linput=(1/0.015)((0.05*V_{aLim})/2.39+0.05)$
 where $V_{aLim}=0.478V$, $linput=4A$

3cell : GND
4cell : VDD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/13	Deciphered Date	2011/01/13	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PIWG4	
				Date:	Tuesday, August 17, 2010
				Sheet	47 of 57


Note:
 Use TPS51125 IC can remove RTC refernece LDO
 Use TPS51427 IC must keep RTC refernece LDO




+3.3VALWP OCP (min)=5.81A
 +5VALWP OCP (min)=8.44A

<http://hobi-elektronika.net>

Security Classification		Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				PIWG4	
				Date:	Tuesday, August 17, 2010
				Sheet	48 of 57




+1.5VP OCP (min)=15.6A
1.8VSP max current=4A



Security Classification		Compal Secret Data	
Issued Date	2010/01/25	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Title PWR-+1.5VP/+1.8VSP			
Size	Document Number	Rev	
Custom	PIWG4	0.1	
Date:	Tuesday, August 17, 2010	Sheet	49 of 57



+VCCSAP OCP (min) = 6.28A


VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012	Required
0	0	0.9 V	Yes/Yes	Yes/Yes
0	1	0.8 V	Yes/Yes	Yes/Yes
1	1	0.75V	No/Yes	No/Yes
1	1	0.65V	No/Yes	No/Yes

Note: Use VCCSA_SEL to switch High & Low Level for VID[1] (i.e. VCCSA_SEL) due to the VID[0] is don't care for this setting.






+1.05VS_VCCPP OCP (min)=20.75A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	PWR +1.05VS_VCCPP/+0.75VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PIWG4
Date:	Tuesday, August 17, 2010	Sheet	51	of	57




VGA_PWRSEL0	VGA_PWRSEL1	Robson XT
GPU_VID0	GPU_VID1	Core Voltage Level
1	1	0.9V
1	0	0.95V
0	0	1.12 V



VGA_PCIE	1.0V	1.1 V
PR828	4.53K	3K

Security Classification	Compal Secret Data		Title	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	VGA_CORE/PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date:	Tuesday, August 17, 2010	Rev 0.1
			Sheet 52 of 57	PIWG4

Alert# PU resistor need close CPU,
so the PU resistor in HW schematic.
but DAT and CLK need close PWM-IC,
so the PU resistor in POWER schematic.



Parallel and tune length
For shortage changed

change from 43P to 47P
for shortage problem
2010-03-15

*Iccmax in Turbo Mode for SV (35W) is 53A

+CPU_CORE
Icc-max=53A
Rdson=3.6-4.5m ohm
DCR=1.1m ohm
HW output cap:
(1) 10U_0805_4V *10
(2) 22U_0805_6.3V *15
(3) 470U_D2_2V *4 (ESR=4.5m ohm)

+VGFX_COREP
Ipeak=26A, Imax=18.2A, 1.2Ipeak=31.2A
Rdson=3.6-4.5m ohm
DCR=1.1m ohm
HW output cap:
(1) 22U_0805_6.3V *12
(2) 470U_D2_2V *2 (ESR=4.5m ohm)

*OCP setting value=37A

Security Classification	Compal Secret Data	
Issued Date	2010/01/25	Deciphered Date
		2010/12/31

Compal Electronics, Inc.
PWR +CPU_CORE+/VGFX_CORE


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Document Number
PIWG4
Date: Tuesday, August 17, 2010 | Sheet 53 of 57





Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

<http://hobi-elektronika.net>



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2009/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
Size	Custom	Document Number	PIWG4	Rev	0.1
Date:	Tuesday, August 17, 2010		Sheet	54	of 57





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-6758P	0.1
				Date: Tuesday, August 17, 2010	Sheet 55 of 57



For 17" M/B to LED/B



CONN PIN define need double check



Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB /SW /LPC Debug Conn.	
Size	Document Number	Rev		0.1	
B	LA-6758P	Date:		Tuesday, August 17, 2010	
		Sheet		56 of 57	

PHASE	PAGE	Modification list	PURPOSE
0.2	P31	Change CRT Symbol	For CRT footprint issue
0.2	P31	Del C510	For Non-used part
0.2	P39	change C610 pin 1 net name	change C610 pin 1 net name to correct
0.2	P35	U25 change to U26	For co-lay 10/100 and GIGA
0.2	P32	Add R735,R736	For DIS only SMBus pull high
0.2	P33	Add R738,R739	For DIS only SMBus pull high
0.2	P33	Change Q63 BOM structure to HDMI@	For DIS HDMI function
0.2	P40	Add R740, C93	For EC request
0.2	P18	Change R215 pin1 net name	Change R215 pin1 net name to correct
0.2	P18	Add R741	Add R741 for Reserved PE_GPIO0
0.2	P16	Add R742, R743	For PCH power sequence
0.2	P38	Del U28, R542-R551, J12	Del USB charger circuit
0.2	P40	Add EC pin 97,98,103	Add EC pin 97 for SYS_PWROK_EC, pin 98 for CE_EN, pin 103 for BATT_SEL_EC
0.2	P24	Change R662 pin 2 net name	Change R662 pin 2 net name to correct
0.2	P28	Del C421,C422,C431,C432,C433, L27, Add R745, U8 pin N11,N12 change to NC	For AMD new document suggestion
0.2	P26	Add R744	Add R744 for control PE_GPIO1 from SUSP#
0.2	P39	Change J10 footprint and Add J13	Change J10 footprint by Dfx request and Add J13 by vendor suggestion
0.2	P39	Change PC_Beep circuit	Change PC_Beep circuit
0.2	P6	Add R161, R182, R192 BOM structure hange to @	Follow ORB circuit
0.2	P58/59	Add R615 in 15" and 17" page	Pull high LID_SW# at M/B side
0.2	P31	Add Q83 pin 1 power net name +CMOS_PW	For power trace net
0.2	P56/57/58	Change JP21 to JKBI	Change connector to standard name
0.2	P56/57/58	Change JP4 to JTP1	Change connector to standard name
0.2	P43/60	Change JP6 to JPWRBI	Change connector to standard name
0.2	P34	Change JP1 to JWLNI	Change connector to standard name
0.2	P42	Change JP5 to JBT1	Change connector to standard name
0.2	P43/60	Change JP7 to JCRI	Change connector to standard name
0.2	P19	Add R542	For ESATA detect function
0.2	P42	Add R886, R887, C735	For ESATA detect function
0.2	P31	Add R543	For reserve EC control directly
0.2	P39	Change J10 footprint, Del C635, C636	Change J10 for Dfx and Del component for layout
0.2	P42	Add R877	For reserve EC control directly
0.2	P42	SW3 BOM structure change to @	For ME ASSY concern
0.2	P24	R324 BOM structure change, del @	For AMD update
0.2	P25	Change Q69,Q70,Q71,Q72 to BSS138, change Q66,Q67 pin 1 net name, D28 change to @	For Change BACO part follow AMD reference DATA ,D28 change to @ for leakage
0.2	P42	Change ESATA from port 5 to port 4	For intel risk
0.2	P15	Add R544,R545	For Pull high SMBus
0.2	P12/13	Del R74-R80,R82 R88-R94,R96	For DDR3 DM Bus to GND
0.2	P16	Add R182,R546	Add 186 for reserve sequence, Add R546 for follow CRB & ORB
0.2	P20	Del Add J12, R257 change to @	For voltage drop

Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				B	0.1
				Date:	Sheet
				Tuesday, August 17, 2010	57 of 57