

# UMA & Optimus Schematics Document

## IVY Bridge(rPGA989)

## Intel PCH(Panther Point)

*DY :None Installed*  
*UMA:UMA platform installed*  
*OPS:Optimus*  
*HR:Huron River*  
*CRV:Chief River*


JV10-CS

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>Cover Page</b>			
Size A3	Document Number <b>G48/G58</b>	Rev <b>SC</b>	
Date: Friday, February 17, 2012	Sheet 1	of	103

# Block Diagram (UMA/Optimus co-lay)

Project code : 91.4SG01.001  
PCB P/N :  
Revision :

<b>SYSTEM DC/DC</b> TPS51461 48		<b>CPU DC/DC</b> TPS51640RSLR 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCCSA	DCBATOUT	VCC_CORE
<b>SYSTEM DC/DC</b> TPS51211 45		<b>SYSTEM DC/DC</b> G977F 45	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_S0	DCBATOUT	1D0V_S0
<b>SYSTEM DC/DC</b> TPS51123 41			
INPUTS	OUTPUTS		
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5		
<b>SYSTEM DC/DC</b> RT8207 46			
INPUTS	OUTPUTS		
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3		
<b>GFX DC/DC</b> TPS51640RSLR 42~44			
INPUTS	OUTPUTS		
DCBATOUT	VCC_GFXCORE		
<b>VGA</b> ISL62882C 92			
INPUTS	OUTPUTS		
DCBATOUT	VGA_CORE		
<b>CHARGER</b> BQ24745 40			
INPUTS	OUTPUTS		
AD+ BT+	DCBATOUT		
<b>SYSTEM DC/DC</b> RT9025 47			
INPUTS	OUTPUTS		
3D3V_S5	1D8V_S0		
<b>VGA switches</b> 93			
INPUTS	OUTPUTS		
1D5V_S3 3D3V_S0 1D05V_VTT	1D5V_VGA_S0 3D3V_VGA_S0 1D05V_VGA_S0		
<b>Switches</b>			
INPUTS	OUTPUTS		
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0		
<b>PCB LAYER</b>			
L1:Top	L4:Signal		
L2:VCC	L5:GND		
L3:Signal	L6:Bottom		



# PCH Strapping

Huron River Schematic Checklist Rev.0\_7

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> Default Mode: Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. <b>Disable Danbury:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] <b>Disable Danbury:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

# Processor Strapping

Huron River Schematic Checklist Rev.0\_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connect to the EMBEDDED display Port	0
CFG[6:5]	<b>PCI-Express Port Bifurcation Straps</b>	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	<b>PEG DEFER TRAINING</b>	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

All Not update

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_SFPCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
3D3V_LAN_S5	3.3V		WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V		DSW_Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V		G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

## USB Table

Pair	Device
0	X
1	USB3.0 ext port 1
2	USB2.0 ext port 4
3	USB3.0 ext port 2
4	BLUETOOTH
5	CARD READER
6	X
7	X
8	X
9	USB2.0 ext port 3
10	X
11	WLAN(Bluetooth)
12	CAMERA
13	X

## SMBus ADDRESSES

I <sup>2</sup> C / SMBus Addresses	Ref Des	HURON RIVER ORB	
		Address	Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA	
EC SMBus 2 PCH eDP		SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA	
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	

## PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

## SATA Table

SATA	
Pair	Device
0	N/A
1	HDD1
2	N/A
3	N/A
4	ODD
5	N/A


JV10-CS

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.			
<b>mTable of Content</b>			
Title			
Size A3	Document Number	<b>G48/G58</b>	Rev <b>SC</b>
Date: Friday, February 17, 2012	Sheet	3	of 103

# SSID = CPU

Note:  
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Signal Routing Guideline:  
PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
PEG\_ICOMPI & PEG\_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.



Note:  
Form DMI R410, R405, R403 and R404 are for SIV debug and validation purposes

Note:  
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Lane reversal does not apply to FDI sideband signals.

Note:  
EDP\_ICOMPO and EDP\_COMPIO should not be left floating.

Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:  
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.

NOTE:  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

- 62.10040.821 BOM\_CTRL  
1st = 22.10252.171  
2nd = 62.10040.821  
3rd = 62.10055.551

G48-SA Modify  
20110601

JV10-CS





**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIE/DMI/FDI)**


Size A3 Document Number **G48/G58** Rev **SC**

Date: Friday, February 17, 2012 Sheet 4 of 103




**SSID = CPU**



Disabling Guidelines:  
 If motherboard only supports external graphics:  
 Connect DPLL\_REF\_SSCLK on Processor to GND through 1K +/- 5% resistor.  
 Connect DPLL\_REF\_SSCLK# on Processor to VCCP through 1K +/- 5% resistor (power ~15 mW) may be wasted.



Signal Routing Guideline:  
 SM\_RCOMP keep routing length less than 500 mils.



**NOTE**

	U501	R512	R519	R517	R515	C503	C501
HR	DY	0 ohm 63.R0034.1DL	DY	1.5K ohm 64.15015.6DL	750 ohm 64.75005.6DL	DY	DY
CRV	73.01G09.AAH	DY	75 ohm 63.75034.1DL	43 ohm 63.43034.1DL	DY	0.1uF 78.10423.2FL	DY

Default CRV

JV10-CS

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **THERMAL/CLOCK/PM**

Size A3 Document Number **G48/G58** Rev **SC**


Date: Friday, February 17, 2012 Sheet 5 of 103




# SSID = CPU




PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed




Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



62.10040.821  
BOM\_CTRL

JV10-CS

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (RESERVED)


Size A3 Document Number G48/G58 Rev SC

Date: Friday, February 17, 2012 Sheet 7 of 103

SSID = CPU

POWER

VCC CORE: 53A



BOM\_CTRL

- AG35 VCC1
- AG34 VCC2
- AG33 VCC3
- AG32 VCC4
- AG31 VCC5
- AG30 VCC6
- AG29 VCC7
- AG28 VCC8
- AG27 VCC9
- AG26 VCC10
- AF35 VCC11
- AF34 VCC12
- AF33 VCC13
- AF32 VCC14
- AF31 VCC15
- AF30 VCC16
- AF29 VCC17
- AF28 VCC18
- AF27 VCC19
- AF26 VCC20
- AD35 VCC21
- AD34 VCC22
- AD33 VCC23
- AD32 VCC24
- AD31 VCC25
- AD30 VCC26
- AD29 VCC27
- AD28 VCC28
- AD27 VCC29
- AD26 VCC30
- AC35 VCC31
- AC34 VCC32
- AC33 VCC33
- AC32 VCC34
- AC31 VCC35
- AC30 VCC36
- AC29 VCC37
- AC28 VCC38
- AC27 VCC39
- AC26 VCC40
- AA35 VCC41
- AA34 VCC42
- AA33 VCC43
- AA32 VCC44
- AA31 VCC45
- AA30 VCC46
- AA29 VCC47
- AA28 VCC48
- AA27 VCC49
- AA26 VCC50
- Y35 VCC51
- Y34 VCC52
- Y33 VCC53
- Y32 VCC54
- Y31 VCC55
- Y30 VCC56
- Y29 VCC57
- Y28 VCC58
- Y27 VCC59
- Y26 VCC60
- V35 VCC61
- V34 VCC62
- V33 VCC63
- V32 VCC64
- V31 VCC65
- V30 VCC66
- V29 VCC67
- V28 VCC68
- V27 VCC69
- V26 VCC70
- U35 VCC71
- U34 VCC72
- U33 VCC73
- U32 VCC74
- U31 VCC75
- U30 VCC76
- U29 VCC77
- U28 VCC78
- U27 VCC79
- U26 VCC80
- R35 VCC81
- R34 VCC82
- R33 VCC83
- R32 VCC84
- R31 VCC85
- R30 VCC86
- R29 VCC87
- R28 VCC88
- R27 VCC89
- R26 VCC90
- P35 VCC91
- P34 VCC92
- P33 VCC93
- P32 VCC94
- P31 VCC95
- P30 VCC96
- P29 VCC97
- P28 VCC98
- P27 VCC99
- P26 VCC100

CORE SUPPLY


SVID

SENSE LINES


PEG AND DDR

- VCCIO1 AH13
- VCCIO2 AH10
- VCCIO3 AC10
- VCCIO4 Y10
- VCCIO5 U10
- VCCIO6 L10
- VCCIO7 J14
- VCCIO8 J13
- VCCIO9 J12
- VCCIO10 J11
- VCCIO11 H14
- VCCIO12 H12
- VCCIO13 G13
- VCCIO14 G12
- VCCIO15 F14
- VCCIO16 F13
- VCCIO17 F12
- VCCIO18 E14
- VCCIO19 E12
- VCCIO20 D14
- VCCIO21 D13
- VCCIO22 D12
- VCCIO23 D11
- VCCIO24 C14
- VCCIO25 C13
- VCCIO26 C12
- VCCIO27 C11
- VCCIO28 B14
- VCCIO29 B12
- VCCIO30 A14
- VCCIO31 A13
- VCCIO32 A12
- VCCIO33 A11
- VCCIO34 J23


VCCIO: 8.5A



-to 17pcs  
TC8xx  
470uF x2



For CRB VIDSOUT need to pull high 130 ohm closer to CPU and IMPV7  
For CRB VIDALERT# need to pull high 75 ohm close to CPU



R801, R802 need to close to CPU

R807 need to close to CPU

JV10-CS

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **mCPU (VCC\_CORE)**

Size	Document Number	Rev
Custom	<b>G48/G58</b>	<b>SC</b>



Date: Friday, February 17, 2012 Sheet 8 of 103



**SSID = CPU**

Routing Guideline:  
Power from DDR\_VREF\_S3 and +V\_SM\_VREF\_CNT should have 10 mils trace width.

**M3 - Processor Generated SO-DIMM VREF\_DQ**





Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V\_SM\_VREF\_CNT should have 10 mil trace width

VCC\_AXG\_SENSE 42  
VSS\_AXG\_SENSE 47

SM\_VREF AL1  
+V\_SM\_VREF\_CNT <<< +V\_SM\_VREF\_CNT 37





**NOTE**



	<b>R906/R907</b>
<b>HR</b>	100 ohm 64.10005.6DL
<b>CRV</b>	10 ohm 64.10R05.6DL

Default CRV

R902 need be close to pin H23.



**SSID = CPU**



緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU(VSS)

Size A3 Document Number G48/G58 Rev SC

Date: Friday, February 17, 2012 Sheet 10 of 103

(Reserved)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title **XDP**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 11 of 103

# VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

For CRV:



JV10-CS

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **M1 & M3 Implementation**

Size Document Number **G48/G58** Rev **SC**

Date: Friday, February 17, 2012 Sheet 12 of 103

( Blanking )

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

Document Number

**G48/G58**

Rev



**SC**

Date: Friday, February 17, 2012



Sheet 13 of

103


**SSID = MEMORY**




**Note:**  
 If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0x40  
 SO-DIMMA TS Address is 0x30  
  
 If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0xA2  
 SO-DIMMA TS Address is 0x32



Place these caps close to VTT1 and VTT2.



Layout Note:  
 Place these Caps near SO-DIMMB.





**62.10017.R91**  
**BOM\_CTRL**  
 1st = 62.10017.V61  
 2nd = 62.10017.X51  
 3rd = 62.10017.R91

After layout, BOM change P/N


JV10-CS

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 80, Sec.1, Hsin-Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>Title</b> <b>DDR3-SODIMM1</b>			
Size	Document Number	<b>G48/G58</b>	
Date:	Friday, February 17, 2012	Sheet	14 of 103
Rev	SC		


**SSID = MEMORY**



Note:  
SO-DIMM SPD Address is 0x4  
SO-DIMM TS Address is 0x34  
  
SO-DIMM is placed farther from the Processor than SO-DIMMA



Place these caps close to VTT1 and VTT2.



**SODIMM B DECOUPLING**

TC15xx  
330uF

After layout, BOM change P/N

- H = 8mm DDR3-204P-108-GP
- 62.10017.X41
  - 1st = 62.10024.G21
  - 2nd = 62.10017.X41
  - 3rd = 62.10017.M51

JV10-CS

**緯創資通 Wistron Corporation**  
21F, 80, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM2**

Size: Document Number **G48/G58** Rev **SC**

Date: Friday, February 17, 2012 Sheet 15 of 103

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DDR3-SODIMM3**

Size

Document Number

**G48/G58**

Rev

**SC**




Date: Friday, February 17, 2012

Sheet 16 of


103




**L\_DDC\_DATA(K47):**  
 This signal is on the LVDS interface.  
 This signal needs to be left NC if eDP is  
 used for the local flat panel display



Notes:  
 1K 0.5% 0402.



**BOM\_CTRL**  
**SIV = 71.PANTH.DOU**  
**PCH料號: 71.PANTH.DOU**



Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMIB_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIB_CTRLDATA

Digital Display Ports Enable and Disable Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
LVDS	L_DDC_DATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port B	SDVO_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect

NOTE: LVDS and eDP on processor can not be enabled at the same time.

JV10-CS


**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/HDMI)**

Size: Document Number **G48/G58** Rev **SC**

Date: Friday, February 17, 2012 Sheet 17 of 103

**SSID = PCH**



Danbury Technology:  
Disabled when Low.  
Enable when High.

**For PPT USB3.0 feature**

PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---

62	USB3_1_RX2_N	>>>	BE28	USB3RN1
62	USB3_2_RX4_N	>>>	BC30	USB3RN2
62	USB3_1_RX2_P	>>>	BE32	USB3RN3
62	USB3_2_RX4_P	>>>	BC28	USB3RN4
62	USB3_1_TX2_N	<<<	BE30	USB3RP1
62	USB3_2_TX4_N	<<<	BE32	USB3RP2
62	USB3_1_TX2_P	<<<	BE30	USB3RP3
62	USB3_2_TX4_P	<<<	BE32	USB3RP4
62	USB3_1_TX2_N	<<<	AV26	USB3TN1
62	USB3_2_TX4_N	<<<	BB26	USB3TN2
62	USB3_1_TX2_P	<<<	AY30	USB3TN3
62	USB3_2_TX4_P	<<<	AY26	USB3TN4
62	USB3_1_TX2_N	<<<	AV26	USB3TP1
62	USB3_2_TX4_N	<<<	AV28	USB3TP2
62	USB3_1_TX2_P	<<<	AV28	USB3TP3
62	USB3_2_TX4_P	<<<	AW30	USB3TP4

**USB Table**

Pair	Device
0	X
1	USB3.0 ext port 1
2	USB2.0 ext port 4
3	USB3.0 ext port 2
4	BLUETOOTH
5	CARD READER
6	X
7	X
8	X
9	USB2.0 ext port 3
10	X
11	WLAN(Bluetooth)
12	CAMERA
13	X

**Utilize Port 9 for USB debug**

- USB\_OC#\_0 1 --- USB3.0 port1
- USB\_OC#\_2 3 --- USB2.0 port4
- USB\_OC#\_4 5 --- USB3.0 port2
- USB\_OC#\_8 9 --- USB2.0 port3

**USB 2.0 Overcurrent Pin Default Usage**

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

JV10-CS

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**PCH ( PCI/USB/NVRAM )**


File	Document Number	Rev	SC
	<b>G48/G58</b>		

Date: Friday, February 17, 2012 Sheet 18 of 103







PCH料號: 71.PANTH.00U

OC[3:0]# for Device 29 (Ports 0-7)  
OC[7:4]# for Device 26 (Ports 8-13)

# SSID = PCH



Signal Routing Guideline:  
 DMI\_ZCOMP keep W=4 mils and routing length less than 500 mils.  
 DMI\_IRCOMP keep W=4 mils and routing length less than 500 mils.






PCH\_WAKE#  
 CRB : 1K  
 CHKLIST: 10K

SIV For intel


PCH料號: 71.PANTH.00U

## System Power Management




84.2N702.A3F  
 2nd = 84.2N702.F3F


Deep S4/S5 Supported | Deep S4/S5 Not Supported



For platforms not supporting Deep S4/S5  
 1.VccSUS3\_3 and VccDSW3\_3 will rise at the same time (connected on board)  
 2.DPWROK and RSMRST# will rise at the same time (connected on board)  
 3.SLP\_SUS# and SUSACK# are left as 'no connect'  
 4.SUSWARN# used as SUSPRDNACK/GPIO30



DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



JV10-CS

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (DMI/FDI/PM)

Size: Document Number G48/G58 Rev: SC


Date: Friday, February 17, 2012 Sheet: 19 of 103








SSID = PCH

NOTE

	R2111,R2118-R2120,R2125
HR	0 ohm 63.R0034.1DL
CRV	22 ohm 64.22R05.6DL



INTVRMEN- Integrated SUS  
1.05V VRM Enable  
High - Enable internal VRs  
Lo - Enable external VRs



HDA\_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.

Move Cap close to Device or Connector.

Delete ESATA

JV10-CS 110706 modified

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**


Size: Document Number **G48/G58** Rev: **SC**

Date: Friday, February 17, 2012 Sheet 21 of 103

# SSID = PCH

Note:  
For PCH debug with XDP, need to NO STUFF R2218





	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY





**Note**

	R2202	----
HR	200K ohm 64.20035.6DL	
CRB	10K ohm 63.10334.1DL	





PCH\_GPIO15 pull high => HM76  
PCH\_GPIO15 pull Low => HM70



PLL ON DIE VR ENABLE  
NOTE: This signal has a weak internal pull-up 20K  
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
DISABLED -- LOW (R2212 STUFFED)



PANTHER-GP-NF  
PCH料號: 71.PANTH.00U



**TS Signal Disable Guideline:**  
TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4 should not float on the motherboard. They should be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE

GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
----------------------	---

DMI TERMINATION VOLTAGE OVERRIDE

GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
----------------------	---

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable

ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

JV10-CS



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size: Document Number **G48/G58** Rev **SC**


Date: Friday, February 17, 2012 Sheet 22 of 103

**SSID = PCH 6A**




Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

Refer to NPCE795 shared SPI flash architecture



**SSID = PCH**



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size: Document Number **G48/G58** Rev: **SC**

Date: Friday, February 17, 2012 Sheet 24 of 103



SSID = PCH

PCH1H 8 OF 10

H5	VSS0		
AA17	VSS1	VSS80	AK38
AA2	VSS2	VSS81	AK1
AA3	VSS3	VSS82	AK42
AA33	VSS4	VSS83	AK46
AA34	VSS5	VSS84	AK8
AB11	VSS6	VSS85	AL16
AB14	VSS7	VSS86	AL17
AB39	VSS8	VSS87	AL19
AB4	VSS9	VSS88	AL2
AB43	VSS10	VSS89	AL23
AB5	VSS11	VSS90	AL26
AB7	VSS12	VSS91	AL27
AC19	VSS13	VSS92	AL31
AC2	VSS14	VSS93	AL33
AC21	VSS15	VSS94	AL34
AC24	VSS16	VSS95	AL48
AC33	VSS17	VSS96	AM11
AC34	VSS18	VSS97	AM14
AC48	VSS19	VSS98	AM36
AD10	VSS20	VSS99	AM39
AD11	VSS21	VSS100	AM43
AD12	VSS22	VSS101	AM45
AD13	VSS23	VSS102	AM7
AD19	VSS24	VSS103	AN2
AD24	VSS25	VSS104	AN29
AD26	VSS26	VSS105	AN3
AD27	VSS27	VSS106	AN31
AD33	VSS28	VSS107	AN33
AD34	VSS29	VSS108	AP12
AD35	VSS30	VSS109	AP19
AD37	VSS31	VSS110	AP28
AD38	VSS32	VSS111	AP30
AD39	VSS33	VSS112	AP32
AD4	VSS34	VSS113	AP38
AD40	VSS35	VSS114	AP4
AD42	VSS36	VSS115	AP42
AD43	VSS37	VSS116	AP46
AD45	VSS38	VSS117	AP8
AD46	VSS39	VSS118	AR2
AD8	VSS40	VSS119	AR48
AE2	VSS41	VSS120	AT11
AE3	VSS42	VSS121	AT13
AE10	VSS43	VSS122	AT18
AE12	VSS44	VSS123	AT22
AD14	VSS45	VSS124	AT26
AD16	VSS46	VSS125	AT28
AF16	VSS47	VSS126	AT30
AF19	VSS48	VSS127	AT32
AF24	VSS49	VSS128	AT34
AF26	VSS50	VSS129	AT42
AF27	VSS51	VSS130	AT46
AF29	VSS52	VSS131	AT7
AF31	VSS53	VSS132	AU24
AF38	VSS54	VSS133	AU30
AF4	VSS55	VSS134	AV16
AF42	VSS56	VSS135	AV20
AF46	VSS57	VSS136	AV24
AF5	VSS58	VSS137	AV30
AF7	VSS59	VSS138	AV38
AF8	VSS60	VSS139	AV4
AG19	VSS61	VSS140	AV43
AG2	VSS62	VSS141	AV8
AG31	VSS63	VSS142	AW14
AG48	VSS64	VSS143	AW18
AH11	VSS65	VSS144	AW2
AH3	VSS66	VSS145	AW22
AH36	VSS67	VSS146	AW26
AH39	VSS68	VSS147	AW28
AH40	VSS69	VSS148	AW34
AH42	VSS70	VSS149	AW38
AH46	VSS71	VSS150	AW39
AH7	VSS72	VSS151	AW40
AJ19	VSS73	VSS152	AW48
AJ21	VSS74	VSS153	AV11
AJ24	VSS75	VSS154	AY22
AJ33	VSS76	VSS155	AY28
AJ34	VSS77	VSS156	
AK12	VSS78	VSS157	
AK3	VSS79	VSS158	

PANTHER-GP-NF



PCH1I 9 OF 10

AY4	VSS159	VSS259	H46
AY42	VSS160	VSS260	K18
AY46	VSS161	VSS261	K26
AY8	VSS162	VSS262	K38
B11	VSS163	VSS263	K46
B15	VSS164	VSS264	K7
B19	VSS165	VSS265	L18
B23	VSS166	VSS266	L2
B27	VSS167	VSS267	L20
B31	VSS168	VSS268	L28
B35	VSS169	VSS269	L36
B39	VSS170	VSS270	L48
B7	VSS171	VSS271	L8
F45	VSS172	VSS272	M12
BB12	VSS173	VSS273	M16
BB16	VSS174	VSS274	M18
BB20	VSS175	VSS275	M22
BB22	VSS176	VSS276	M24
BB24	VSS177	VSS277	M30
BB28	VSS178	VSS278	M32
BB30	VSS179	VSS279	M34
BB38	VSS180	VSS280	M38
BB4	VSS181	VSS281	M4
BB46	VSS182	VSS282	M42
BC14	VSS183	VSS283	M46
BC18	VSS184	VSS284	M8
BC2	VSS185	VSS285	N18
BC22	VSS186	VSS286	P30
BC26	VSS187	VSS287	N47
BC32	VSS188	VSS288	P11
BC34	VSS189	VSS289	P18
BC36	VSS190	VSS290	T33
BC40	VSS191	VSS291	P40
BC42	VSS192	VSS292	P43
BC48	VSS193	VSS293	P47
BD46	VSS194	VSS294	P7
BD5	VSS195	VSS295	R2
BE22	VSS196	VSS296	R48
BE26	VSS197	VSS297	T12
BE40	VSS198	VSS298	T31
BF10	VSS199	VSS299	T37
BF12	VSS200	VSS300	T4
BF16	VSS201	VSS301	W34
BF20	VSS202	VSS302	T46
BF22	VSS203	VSS303	T47
BF24	VSS204	VSS304	T8
BF26	VSS205	VSS305	V11
BF28	VSS206	VSS306	V17
BF3	VSS207	VSS307	V26
BF30	VSS208	VSS308	V27
BF38	VSS209	VSS309	V29
BF40	VSS210	VSS310	V31
BF8	VSS211	VSS311	V36
BG17	VSS212	VSS312	V39
BG21	VSS213	VSS313	V43
BG33	VSS214	VSS314	V7
BG44	VSS215	VSS315	W17
BG8	VSS216	VSS316	W19
BH11	VSS217	VSS317	W2
BH15	VSS218	VSS318	W27
BH17	VSS219	VSS319	W48
BH19	VSS220	VSS320	Y12
H10	VSS221	VSS321	Y38
BH27	VSS222	VSS322	Y4
BH31	VSS223	VSS323	Y42
BH33	VSS224	VSS324	Y46
BH35	VSS225	VSS325	Y8
BH39	VSS226	VSS326	BG29
BH43	VSS227	VSS327	N24
BH7	VSS228	VSS328	AJ3
D3	VSS229	VSS329	AD47
D12	VSS230	VSS330	B43
D16	VSS231	VSS331	BE10
D18	VSS232	VSS332	BG41
D22	VSS233	VSS333	G14
D24	VSS234	VSS334	H16
D26	VSS235	VSS335	T36
D30	VSS236	VSS336	BG22
D32	VSS237	VSS337	BG24
D34	VSS238	VSS338	C22
D38	VSS239	VSS339	AP13
D42	VSS240	VSS340	M14
D48	VSS241	VSS341	AP3
E18	VSS242	VSS342	AP1
E26	VSS243	VSS343	BE16
G18	VSS244	VSS344	BC16
G20	VSS245	VSS345	BG28
G26	VSS246	VSS346	BC28
G28	VSS247	VSS347	BJ28
G36	VSS248	VSS348	
G48	VSS249	VSS349	
H12	VSS250	VSS350	
H18	VSS251	VSS351	
H22	VSS252	VSS352	
H24	VSS253		
H26	VSS254		
H30	VSS255		
H32	VSS256		
H34	VSS257		
F3	VSS258		

PANTHER-GP-NF



JV10-CS

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size: Document Number **G48/G58** Rev: **SC**

Date: Friday, February 17, 2012 Sheet 25 of 103

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **Reserved**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 26 of 103

**SSID = KBC**

RTX\_AUX\_S5 ○ DR0402-PAD R2739 RTC\_POWER  
 3D3V\_AUX\_KBC ○ SIT DR0402-PAD R2738  
 If use PSL function, please connect to 3D3V\_AUX\_S5  
 If no use PSL function, please connect 3D3V\_AUX\_KBC




NOTE:  
 Locate resistors R2719 and R2722 close to the NPCE885P.

3D3V\_AUX\_KBC


PCB Version	A/D (Pin#)	Pull-Low Resistor	Pull-High Resistor (3D3V_AUX_S5)	Voltage
R2724	47KR2F-GP	100.0 K	10.0 K	3.0 V
SB	100.0 K	20.0 K	2.75 V	
SC	100.0 K	33.0 K	2.48 V	
-1	100.0 K	47.0 K	2.24 V	
Reserved	100.0 K	64.8 K	2.0 V	
Reserved	100.0 K	76.8 K	1.97 V	
Reserved	100.0 K	100.0 K	1.85 V	

64.47025.6DL



65W\_90W#  
 High: 65W / Low 90W




**LILI Multi GPIO setting**



**EC\_GPIO47 High Active**





**EC GPIO standard PH/PL**



MODEL_ID_AD (Pin#)	Pull-Low Resistor	Pull-High Resistor	Voltage
LG48 UMA	100.0 K	10.0 K	3.000 V
LG48 OPTIMUS	100.0 K	20.0 K	2.750 V
LG58 UMA	100.0 K	33.0 K	2.481 V
LG58 OPTIMUS	100.0 K	47.0 K	2.245 V




**SSID = Thermal**

*Thermal sensor*



CPU TEMP:  
H\_THERMDA and H\_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit



**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **THERMAL EMC1423**

Size Document Number **G48/G58** Rev **SC**

Date: Friday, February 17, 2012 Sheet 28 of 103



(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**









21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Audio\_AMP**


Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 30 of 103

# 25MHz XTAL



ISOLATn is active low to isolate the whole chip to place in lowest power consumption mode.



**BOM\_CTRL**

JV10-CS

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LOM**

Size: Document Number **G48/G58** Rev: **SC**

Date: Friday, February 17, 2012 Sheet 31 of 103

( Blanking )

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Card reader**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 32 of 103



( Blanking )

JV10-CS

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title <b>1394</b>			
Size	Document Number	<b>G48/G58</b>	Rev <b>SC</b>
Date: Friday, February 17, 2012		Sheet 33 of	103

( Blanking )

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Smart card**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 34 of 103

Reserved

JV10-CS


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **USB 3.0 CONTROLLER**


Size	Document Number	Rev
	<b>G48/G58</b>	<b>SC</b>

Date: Friday, February 17, 2012 Sheet 35 of 103


# FOR CRV: Power Sequence





# FOR HR:





# FOR HR:








# FOR CRV:




**1D5V\_S0**  
MAX Current 3000 mA  
Design Current 2100 mA  
Total= 11.39A



JV10-CS



# Adaptor in to generate DCBATOUT



JV10-CS

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **DCIN JACK**


Size Document Number **G48/G58**

Rev **SC**




Date: Friday, February 17, 2012

Sheet 38 of 103

# BATTERY CONNECTOR








**83.5R603.D3F**  
 2ND = 83.5R603.K3F  
 3rd = 83.5R603.Q3F



**SSID = Charger**

A8 ( ANNIE/ASTRO)  
PR4007, PR4008








AD+ total power	R1	R2
65w	12.4k	100K
80w	41.2k	100K
90w	60.4k	100K
120w	64.60425.6DL	100K



Charger Current=1.4~3.6A









JV10-CS


**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL95836\_CPU\_CORE(1/3)**


Size: Document Number **G48/G58** Rev: **SC**

Date: Friday, February 17, 2012 Sheet 42 of 103






1st = 84.03668.037  
2nd = 84.00031.037



SIV 1st = 84.03668.037  
2nd = 84.00031.037


PU4402, PU4403 change to 84.07608.037 for BOM




JV10-CS


<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> ISL95836_CPU_CORE(3/3)	
<b>Size</b> Document Number	<b>G48/G58</b>
<b>Date</b> Friday, February 17, 2012	<b>Rev</b> SC
Sheet 44 of 103	

# TPS51211 for 1D05V



# APL5916 for 1D0V







JV10-CS

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsien Tai Wu Rd., Hsichü, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>RT8207_1D5V_0D75V</b>		
Size	Document Number <b>G48/G58</b>	Rev <b>SC</b>
Date: Friday, February 17, 2012	Sheet 46 of	103

# RT9025 for 1D8V\_S0





$I_{omax} = 1.7A$   
 $V_{out} = 0.8 * (R1 + R2) / R2$

2nd = 74.09661.07D

JV10-CS

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> RT9205_1D8V	
<b>Size</b>	<b>Document Number</b> G48/G58
<b>Date</b> Friday, February 17, 2012	<b>Rev</b> SC
<b>Sheet</b> 47	<b>of</b> 103

# TPS51461 for VCCSA



VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V

JV10-CS


<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>VCCSA_TPS51461</b>	
Size	Document Number <b>G48/G58</b>
Date: Friday, February 17, 2012	Rev <b>SC</b>
Sheet 48	of 103




SSID = VIDEO

# LVDS connector


20110727 for EMC




## CAMERA POWER



## LCD POWER




## Panel BL brightness/Power En/BL En



JV10-CS


<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title LCD/Inverter Connector</b>	
Size	Document Number <b>G48/G58</b>
Date: Friday, February 17, 2012	Rev <b>SC</b>
Sheet 49 of 103	

# CRT connector





# CRT DDCDATA & DDCCLK level shift

Pull High 5V Design on CRT Board





# CRT Hsync & Vsync level shift



# CRT RGB

R,G,B place 22pF and ESD diode for intel check list



JV10-CS

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **CRT Board Connector**

Size Document Number **G48/G58** Rev **SC**



Date: Friday, February 17, 2012 Sheet 50 of 103

**SSID = VIDEO**

# HDMI CONNECTOR



## HDMI Passive Level Shifter

Close to HDMI Connector






20110715

AFTP5113	1	HDMI_DATA2_R_C
AFTP5114	1	HDMI_DATA2_R_C#
AFTP5115	1	HDMI_DATA1_R_C
AFTP5116	1	HDMI_DATA1_R_C#
AFTP5117	1	HDMI_DATA0_R_C
AFTP5118	1	HDMI_DATA0_R_C#
AFTP5119	1	HDMI_CLK_R_C
AFTP5120	1	HDMI_CLK_R_C#
TP5109	1	DDC_CLK_HDMI
TP5110	1	DDC_DATA_HDMI
TP5111	1	5V_HDMI
TP5112	1	HPD_HDMI_CON



## HDMI DDC Passive Level Shifter

R5112, R5111 2.2-kΩ ±5% pull-up to 5 V after the level shifter for intel check list



JV10-CS

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title HDMI Level Shifter/Conn</b>	
Size	Document Number <b>G48/G58</b>
Date: Friday, February 17, 2012	Sheet 51 of 103

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Display Port**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 52 of 103

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)S-Video**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 53 of 103

( Blanking )

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)DVI**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 54 of 103

( Blanking )

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **(Reserved)ITP**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 55 of 103

SSID = SATA


# SATA HDD Connector




# ODD Connector

SATA\_RX- and SATA\_RX+ Trace Length match within 20 mil

Mars:  
Exchange ODD and ESATA differential pair each other.



# SATA Zero Power ODD



SUPPORT ZERO SATA ODD

JV10-CS

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>HDD/ODD</b>	
Size	Document Number	<b>G48/G58</b>	Rev
Date:	Friday, February 17, 2012	Sheet	56 of 103



(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)E-SATA**




Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 57 of 103


# Analog Internal Mic



For EMI request:  
Change C5801, C5802 to varister 69.80024.001



# INTERNAL STEREO SPEAKERS




Place these EMI components close to speaker connector.  
Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.

JV10-CS

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>MIC/SPEAKER/AUDIO JACK</b>	
Size	Document Number <b>G48/G58</b>
Date: Friday, February 17, 2012	Rev <b>SC</b>
Sheet 58 of 103	

# 10/100M Lan Transformer

FOR CO-LAY GIGA Lan Transformer




68.68167.30D  
2nd = 68.0NS14.301  
3rd = 68.HD081.30B

1. route as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.



C5903 value modify to 0.01uF ~ 0.4uF capacitor

For AR8162(10/100M): C5906, C5907, R5938, R5939 can be DY.  
For AR8161(GIGA): Dummy R5934, R5935, R5940, R5941


## LAN Connector



TPAD14-OP-GP	TP5909	1	3D3V LAN S5
TPAD14-OP-GP	TP5907	1	RJ45_1
TPAD14-OP-GP	TP5902	1	RJ45_2
TPAD14-OP-GP	TP5903	1	RJ45_3
TPAD14-OP-GP	TP5904	1	RJ45_4
TPAD14-OP-GP	TP5905	1	RJ45_5
TPAD14-OP-GP	TP5906	1	RJ45_6
TPAD14-OP-GP	TP5907	1	RJ45_7
TPAD14-OP-GP	TP5908	1	RJ45_8
TPAD14-OP-GP	TP5910	1	SPEED_100#
TPAD14-OP-GP	TP5912	1	LAN_ACT_LED#
TPAD14-OP-GP	TP5911	1	LAN_ACT_LED# 1
TPAD14-OP-GP	AFTP5912	1	LAN_ACT_LED# 1
TPAD14-OP-GP	AFTP5913	1	SPEED_100# 1
TPAD14-OP-GP	AFTP5914	1	LAN_AGND



## 10/100 LAN surge circuit




83.00531.0AF  
2nd = 83.00511.0A0  
83.00531.0AF  
2nd = 83.00511.0A0  
83.00531.0AF  
2nd = 83.00511.0A0  
83.00531.0AF  
2nd = 83.00511.0A0

JV10-CS

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>RJ45</b>	
Size	Document Number <b>G48/G58</b>
Date: Friday, February 17, 2012	Sheet 59 of 103

**SSID = Flash.ROM**

# SPI FLASH ROM (8M byte) for PCH




**SSID = RBATT**

JV10-CS	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Flash(KBC+PCH)/RTC</b>	
Size	Document Number <b>G48/G58</b>
Date: Friday, February 17, 2012	Sheet 60 of 103
Rev	<b>SC</b>


**SSID = USB**

**USB Ext. port3 power SW**



*U6101 place near to USBCN3*

**USB Ext. port4 power SW**




*U6102 place near to CDRCN2*

JV10-CS


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> <b>USB2.0 Port Power SW</b>			
Size	Document Number	<b>G48/G58</b>	
		Rev	<b>SC</b>
Date: Friday, February 17, 2012		Sheet	61 of 103

# USB3.0 Port1

Support 2A



74.02191.079  
2nd = 74.06288.079



77.53371.16L  
2nd = 77.93371.011


22.10339.931  
2nd = 22.10339.C11

Co-Layout USB2.0 22.10321.S01


TC6201 place near the USB1 connector

# USB3.0 Port2

Support 2A



74.02191.079  
2nd = 74.06288.079






77.53371.16L  
2nd = 77.93371.011

22.10339.931  
2nd = 22.10339.C11


Co-Layout USB2.0 22.10321.S01

TC6202 place near the USB2 connector




**SSID = User.Interface**


**Bluetooth conn.**



20.F1705.006  
 2nd = 20.F1804.006  
 3rd = 20.F1571.006



EC6302 put near BLUE1 / all USB  
 put one choke near connector  
 by EMI request



JV10-CS

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>BLUETOOTH</b>			
Size	Document Number	<b>G48/G58</b>	Rev
			<b>SC</b>
Date:	Friday, February 17, 2012	Sheet	63 of 103

( Blanking )

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Finger Print Con.**




Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 64 of 103






SSID = Wireless

# Mini Card Connector(802.11a/b/g/n)



62.10043.641  
2nd = 62.10043.F01  
3rd = 62.10043.F21



JV10-CS

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **WLAN**

Size: Document Number **G48/G58** Rev: **SC**

Date: Friday, February 17, 2012 Sheet 65 of 103

SSID = Wireless

# *Mini Card Connector(WWAN)*

**( Blanking )**

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)WWAN CONN**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 66 of 103

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.




Title **(Reserved)3rd MINICARD**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 67 of 103

**SSID = User.Interface**

20110715



JV10-CS


<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>LED/Power Button/key</b>			
Size	Document Number	<b>G48/G58</b>	Rev
Date: Friday, February 17, 2012	Sheet	68 of	103

**SSID = KBC**

KBL Follow LA47

### Internal KeyBoard Connector

<<< KROW[0..7] 27  
>>> KCOL[0..17] 27



14"

\* Membrane Pin Out Top View :



PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	S	S	S	S	S	S	S	S
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	1	2	3	4	5	6	7	8

15"

\* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	25	26	12	1	8	9	5	6	3	2
As-sign	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	S	S	S	S	S	S	S	S
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	1	2	3	4	5	6	7	8

**SSID = Touch.Pad**



JV10-CS

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**

Size: Document Number **G48/G58** Rev: **SC**

Date: Friday, February 17, 2012 Sheet 69 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Hall Sensor**

Size	Document Number	Rev
	<b>G48/G58</b>	<b>SC</b>

Date: Friday, February 17, 2012 Sheet 70 of 103

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Debug connector**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 71 of 103

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)RJ11+MDC**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 72 of 103



(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)1394 CONN**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 73 of 103

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)CARD Reader CONN**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 74 of 103

( Blanking )

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Express Card**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 75 of 103

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Smart Card Socket**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012	Sheet	76	of	103
---------------------------------	-------	----	----	-----

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)TPM**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 77 of 103

( Blanking )

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)SIO**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 78 of 103

( Blanking )

JV10-CS

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)G-Sensor</b>			
Size	Document Number	<b>G48/G58</b>	Rev <b>SC</b>
Date: Friday, February 17, 2012		Sheet 79	of 103

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)RF/Other**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 80 of 103



( Blanking )

JV10-CS

緯創資通

**Wistron Corporation**


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Screw Holes,SPR**


Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 81 of 103



**Cardreader BD connector**  
(Cardreader/Combo Jack/USB2.0 port4)



**USB BD connector**  
(DC Jack/USB2.0 port3)



**Button BD connector**  
(Power button/NOVO button)



JV10-CS

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **IO Board Connector**

Size Document Number **G48/G58**


Date: Friday, February 17, 2012

Sheet 82 of 103

Rev **SC**












4 PEG\_TXP[0..15] >>> PEG\_RXP[0..15] 4  
 4 PEG\_TXN[0..15] >>> PEG\_RXN[0..15] 4





20100621 NV suggestion

### LVDS Interface







Should be placed near GFX

Should be placed near GFX

I2CA=>CRT, I2CC=>LVDS.









TABLE NVIDIA	N13P-GL(PS) DEV ID: 0x0DE9
STRAP0	R8630(PU) R8631(PD) DY
STRAP1	R8632(PU) R8633(PD)
STRAP2	R8634(PU) R8635(PD)
STRAP3	R8637(PU) R8640(PD)
STRAP4	R8638(PU) R8623(PD)





TABLE NVIDIA	N13M-GE(PS)				
	SAMSUNG 128Mx16 72.42164.D0U	SAMSUNG 128Mx16 72.42164.G0U	HYNIX 128Mx16 72.52G63.C0U	Samsung 64Mx16	HYNIX 64Mx16
STRAP0	R8630(PU) 64.10025.6DL	R8631(PD) DY	DY	10Kohm 64.10025.6DL	DY 10Kohm 64.10025.6DL
STRAP1	R8632(PU) 10Kohm 64.10025.6DL	DY	10Kohm 64.10025.6DL	10Kohm 64.10025.6DL	DY 10Kohm 64.10025.6DL
STRAP2	R8634(PU) 10Kohm 64.10025.6DL	DY	10Kohm 64.10025.6DL	10Kohm 64.10025.6DL	DY 10Kohm 64.10025.6DL
STRAP3	R8637(PU) 10Kohm 64.10025.6DL	DY	10Kohm 64.10025.6DL	10Kohm 64.10025.6DL	DY 10Kohm 64.10025.6DL
STRAP4	R8638(PU) 10Kohm 64.10025.6DL	DY	10Kohm 64.10025.6DL	10Kohm 64.10025.6DL	DY 10Kohm 64.10025.6DL




TABLE VIDEO MEMORY

VGA	N13P-GL(PS) 71.0N13P.E0U	N13M-GE(PS) 71.0N13M.B1U
ROM_SO PD R8617	10Kohm 64.10025.6DL	10Kohm 64.10025.6DL
ROM_SCLK PD R8618	15Kohm 64.15025.6DL	10Kohm 64.10025.6DL

Nvidia VGA	900MHz	HYNIX 128Mx16 72.52G63.C0U	SAMSUNG 128Mx16 72.42164.D0U 72.42164.G0U	HYNIX 64Mx16 72.51G63.H0U	Samsung 64Mx16 72.41646.Q0U
N13P-GL	ROM_SI PD R8627	30.1Kohm 64.30125.6DL	45.3Kohm 64.45325.6DL	15Kohm 64.15025.6DL	20Kohm 64.20025.6DL
N13M-GE	ROM_SI PD R8627	10K ohm 64.10025.6DL	10K ohm 64.10025.6DL	10K ohm 64.10025.6DL	10K ohm 64.10025.6DL







DG requires 4x0.1uF and 8x1.0uF per VRAM chip

**VRAM SAMSUNG:**  
K4W1G1646G-BC11-72.41646.Q0U: DDR3 64Mx16 900MHz  
K4W2G1646C-HC11-72.42164.D0U: DDR3 128Mx16 900MHz

**HYNIX:**  
H5TQ1G63DFR-11C-72.51G63.H0U:DDR3 64Mx16 900MHz  
H5TQ2G63BFR-11C-72.52G63.A0U:DDR3 128Mx16 900MHz

VIDEO FRAME BUFFER PORT A

JV10-CS


緯創資通 **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **VRAM1,2 (1/4)**


Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 88 of 103







**BOM\_CTRL**  
**72.52G63.A0U**



**BOM\_CTRL**  
**72.52G63.A0U**



**CLOSE TO THE MEMORY**




**CLOSE TO THE MEMORY**

**VRAM**  
**SAMSUNG:**  
K4W1G1646G-BC11-72.41646.Q0U: DDR3 64Mx16 900MHz  
K4W2G1646C-HC11-72.42164.D0U: DDR3 128Mx16 900MHz

**HYNIX:**  
H5TQ1G63DFR-11C-72.51G63.H0U:DDR3 64Mx16 900MHz  
H5TQ2G63BFR-11C-72.52G63.A0U:DDR3 128Mx16 900MHz

**VIDEO FRAME BUFFER PORT A**  
JV10-CS

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		<b>VRAM3,4 (2/4)</b>	
Size	Document Number	<b>G48/G58</b>	
Date: Friday, February 17, 2012	Sheet	89	of 103



DG requires 4x0.1uF and 8x1.0uF per VRAM chip

**VRAM**

**SAMSUNG:**

K4W1G1646G-BC11-72.41646.Q0U: DDR3 64Mx16 900MHz  
 K4W2G1646C-HC11-72.42164.D0U: DDR3 128Mx16 900MHz

**HYNIX:**

H5TQ1G63DFR-11C-72.51G63.H0U:DDR3 64Mx16 900MHz  
 H5TQ2G63BFR-11C-72.52G63.A0U:DDR3 128Mx16 900MHz

**FOR VRAM5**




**FOR VRAM6**

**CLOSE TO THE MEMORY**

**CLOSE TO THE MEMORY**

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>VRAM5,6 (3/4)</b>	
Size	Document Number	<b>G48/G58</b>	Rev
			<b>SC</b>
Date:	Friday, February 17, 2012	Sheet	90 of 103



**VRAM**

**SAMSUNG:**  
 K4W1G1646G-BC11-72.41646.Q0U: DDR3 64Mx16 900MHZ  
 K4W2G1646C-HC11-72.42164.D0U: DDR3 128Mx16 900MHZ

**HYNIX:**  
 H5TQ1G63DFR-11C-72.51G63.H0U:DDR3 64Mx16 900MHZ  
 H5TQ2G63BFR-11C-72.52G63.A0U:DDR3 128Mx16 900MHZ

**VIDEO FRAME BUFFER PORT C**  
JV10-CS

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM7,8 (4/4)**


Size: Document Number **G48/G58** Rev: **SC**

Date: Friday, February 17, 2012 Sheet 91 of 103

**SSID = PWR.Plane.Regulator\_VGACORE**

NV\_VID0-GPI011  
 NV\_VID1-GPI05  
 NV\_VID2-GPI06  
 NV\_VID3-GPI01  
 NV\_VID4-GPI00  
 NV\_VID5-GPI013  
 NV\_VID6-pull down to GND

VID[5..0]  
 101100 = 0.95 => N13P-GL  
 110010 = 0.875V => N13M-GE



Design current=


N13P-GL = 84.03660.037  
 N13M-GE = 84.03664.037  
 N13P-GL-2nd = 84.00038.A37  
 N13M-GE-2nd = 84.00033.037

N13P-GL = 84.03660.037  
 N13M-GE = 84.03664.037  
 N13P-GL-2nd = 84.00038.A37  
 N13M-GE-2nd = 84.00033.037


IMON  
 An analog output. IMON outputs  
 a current proportional to the  
 regulator output current.

Place near PL9201

### +3VS to 3.3V\_DELAY Transfer




### +3VS to 1.8V Transfer




1D8V\_S0\_NV = IFPA\_IOVDD & IFPB\_IOVDD, it should be the latest ramp up rail.

### 1D5V\_VGA\_S0



### 1.05V to 1.05V\_VGA\_S0 Transfer



(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)SW GFX LCD(1/2)**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 94 of 103

(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)SW GFX CRT(2/2)**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 95 of 103

( Blanking )

JV10-CS

緯創資通

**Wistron Corporation**








21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)Touch panel CONN**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 96 of 103





( Blanking )

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title **Change-History**

Size	Document Number	<b>G48/G58</b>	Rev	<b>SC</b>
------	-----------------	----------------	-----	-----------

Date: Friday, February 17, 2012 Sheet 98 of 103




Not Update




# PCH SMBus Block Diagram

Not Update




# KBC SMBus Block Diagram




# Thermal Block Diagram

Not Update



# Audio Block Diagram



(Blanking)

JV10-CS

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Change History**

Size	Document Number	Rev
	<b>G48/G58</b>	<b>SC</b>

Date: Friday, February 17, 2012 Sheet 103 of 103