

Compal Confidential

ZAWBA/ZAWBB DIS M/B Schematics Document AMD Beema SOC with DDR3L

AMD Jet LE

2014-03-03

LA-B291P

REV : 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	LA-B291P	1.0
				Date:	Monday, March 03, 2014	Sheet 1 of 46

AMD Beema

VRAM 1G/2G
256M16 x 4 (2G)
128M16 x 4 (1G)

DDR3L

AMD Jet LE
VRAM 1GB/2GB
DDR3L x4



PCIe x 4 Gen2



Memory BUS(DDR3L)
Single Channel





1.35V DDRIII 1600MHz



14" Sub-board

15" Sub-board



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B291P
				Date	Monday, March 03, 2014
				Sheet	2 of 46
				Rev	1.0

Voltage Rails

Power Plane	Description	S0	S3	S5
VIN	Adapter power supply (19V)	ON	ON	ON
B+	AC or battery power rail for power circuit.	ON	ON	ON
+APU_CORE	Core voltage for APU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+VDDCI	0.95-1.2V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+1.8VALW	1.8V always on power rail	ON	ON	ON*
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+0.95VALW	0.95V always on power rail	ON	OFF	OFF
+0.95VS	0.95V switched power rail	ON	OFF	OFF
+1.35V	1.35V power rail for APU and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+3VGS	3.3V switched power rail for VGA	ON	OFF	OFF
+1.8VGS	1.8V switched power rail for VGA	ON	OFF	OFF
+1.35VGS	1.35V switched power rail for VGA	ON	OFF	OFF
+0.95VGS	0.95V switched power rail for VGA	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON
+5VS	5V switched power rail	ON	OFF	OFF
+RTC_APU	RTC power	ON	ON	ON
+0.675VS	0.675V switched power rail for DDR terminator	ON	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	MP
1	PVT
2	DVT
3	EVT
4	
5	
6	
7	

STATE	SIGNAL	SLP_S3#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%				
R1562	100K +/- 5%				
Board ID	R1564	VAD_BID min	VAD_BID typ	VAD_BID max	
0	0	0 V	0 V	0 V	
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	
7	NC	2.500 V	3.300 V	3.300 V	

USB OC MAPPING

OC#	USB Port	
0	USB20 port0	
1	USB20 port1,2,8,9	USB30 port0,1
2		
3		

BOM Structure Table

BOM Structure	BTO Item
45@	for HDMI Logo
14@	for 14" component
15@	for 15" component
B5@	15W 2.4GHz BGA APU
B4@	15W 1.8GHz BGA APU
B3@	15W 1.5GHz BGA APU
B2@	10W 1.5GHz BGA APU
B1@	10W 1.35GHz BGA APU
UMA@	UMA part
PX@	Common VGA circuit
JET@	Jet LE GPU
TOPAZ@	Topaz XT GPU
CMOS@	CMOS Camera part
HDMI@	HDMI part
8106ELDO@	Realtek RTL8106E with LDO mode
8106ESW@	Realtek RTL8106E with SWR mode
8111GLDO@	Realtek RTL8111G with LDO mode
8111GSW@	Realtek RTL8111G with SWR mode
TS@	Touch Screen
ZODD@	Zero Power ODD part
NOZODD@	Non-Zero Power ODD part
CHG@	USB Charger function
NOCHG@	Non-USB Charger function
FHD@	Full HD Panel
DR@	VRAM Dual Rank
SR@	VRAM Single Rank
USB2@	USB 2.0
USB3@	USB 3.0
233VB@	Realtek ALC233-VB Audio IC
ME@	ME part
EMIP@	EMI pop component
EMIU@	EMI Un pop component
ESDP@	ESD pop component
ESDU@	ESD Un pop component
GIGAEMIP@	EMI Un pop for LAN GIGA function
@	Unpop

SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	FCH	APU	RTD2132
SMB_EC_CK1 SMB_EC_DA1	288N +3VALW	X	V +3VALW	X	X	X	X	X	X	X
APU_SCLK0 APU_SDATA0	APU +3VS	X	X	X	V +3VS	V +3VS	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	288N +3VS	V +3VS	X	X	X	X	V +3VS	X	V +3VS	X

APU PCIE PORT LIST

Port	Device
0	Card Reader
1	LAN
2	WLAN
3	

USB Port Table

USB 2.0	USB 3.0	Port	3 External USB Port
		0	Touch Screen
		1	RIGHT USB
		2	
		3	Camera
		4	
		5	WLAN/BT Combo
		6	
		7	Finger Print
		8	LEFT USB3.0
	XHCI	0	
		1	LEFT USB3.0

EC SM Bus1 address			EC SM Bus2 address		
Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	Thermal Sensor	1001 101X b	9AH
			SB-TSI (APU)	1001 100X b	98H
			VGA Internal Thermal	1000 001X b	82H

APU SM Bus address

Device	Address	HEX
DDR DIMM1	1010 000Xb	A0H
DDR DIMM2	1010 001Xb	A2H


Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Compal Electronics, Inc.
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				NOTES LIST LA-B291P Date: Monday, March 03, 2014 Sheet 3 of 46

Jet LE VRAM STRAP

X76@

X76@

	Vendor UV5, UV6, UV7, UV8	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21	R_pd RV24
1GBytes JH1G@	Hynix 2048Mbits SA00006H400 128Mx16 H5TC2G63FFR-11C	0	0	0	0	NC	4.75K
1GBytes JM1G@	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:K	1	0	0	1	8.45K	2K
1GBytes JS1G@	Samsung 2048Mbits SA000068U40 128Mx16 K4W2G1646Q-BC1A	2	0	1	0	4.53K	2K
2GBytes JH2G@	Hynix 4096Mbits SA00006E800 256Mx16 H5TC4G63AFR-11C	3	0	1	1	6.98K	4.99K
2GBytes JS2G@	Samsung 4096Mbits SA000076P00 256Mx16 K4W4G1646D-BC1A	4	1	0	0	4.53K	4.99K
2GBytes JM2G@	Micron 4096Mbits SA000077K00 256Mx16 MT41J256M16HA-093G:E	5	1	0	1	3.24K	5.62K
2GBytes JM2G2@	Micron 4096Mbits SA000065D00 256Mx16 MT41K256M16HA-107G:E	6	1	1	0	3.4K	10K
1GBytes JM1G2@	Micron 2048Mbits SA00005XB00 128Mx16 MT41K128M16JT-107G:K	7	1	1	1	4.75K	NC



R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0402 1% resistors are required.

Power-Up/Down Sequence

"Jet" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies must reach their respective nominal voltages within 20ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
- It is recommended that the 3.3-V rail ramp up first.
- It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2ms from the start of VDDC ramping up.
- The power rails that are shared with other components on the system should be gated for the dGPU so that when dGPU is powered down (for example AMD PowerXpress™ idle state), all the power rails are removed from the dGPU.
- The gate circuits must meet the slew rate requirement (such as $\leq 50\text{mV/us}$).
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.

VDDR3(+3VGS)

PCIE_VDDC(+0.95VGS)

VDDR1(+1.35VGS)

VDDC/VDDCI(+VGA_CORE)

VDD_CT(+1.8VGS)


PERSTb


REFCLK

Straps Reset

Straps Valid

Global ASIC Reset











Security Classification	Compal Secret Data	
Issued Date	2014/03/03	Deciphered Date
		2015/03/03

Compal Electronics, Inc.		
FT3 DDR3/DISP/MISC//HDT		
Document Number	LA-B291P	Rev 1.0
Date	Monday, March 03, 2014	Sheet 5 of 46


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FT3 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




APU->EC->ROM must route as Daisy Chain for Share ROM quality (Rp12 was request to added for the recoverable solution as original method)

Security Classification	Compal Secret Data	
Issued Date	2014/03/03	Deciphered Date
	2015/03/03	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title		
FT3 PCIE/SATA/CLK/USB/SPI		
Document Number		
LA-B291P		
Date	Monday, March 03, 2014	Sheet 6 of 46
Rev	1.0	





Board_ID1	Function
0	PX5.5
1	UMA




STRAPS OF APU



	LPC_FRAME#	LPC_CLK0_EC	LPC_CLK1	GEVENT2_L	SYS_RESET_L	RTC_CLK
H	SPI ROM (DEFAULT)	BOOT FAIL TIMER ENABLED	CLKGEN ENABLE (DEFAULT)	1.8V SPI ROM	NORMAL POWR UP/RESET TIMING (DEFAULT)	Coin Battery
L	LPC ROM	BOOT FAIL TIMER DISABLED (DEFAULT)	CLKGEN DISABLED	3.3V SPI ROM (DEFAULT)	reserved	Direct DC




CORE POWER OF APU






RTC OF APU




INTEGRATED GPU POWER OF APU




+3VALW/+3VS OF APU



+0.95VALW/+0.95VS OF APU



+1.8VALW/+1.8VS OF APU




+1.5VS
+1.8VALW
+3VALW_APU
+0.95VALW
+0.95VALW
+1.8VALW


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B291P Date: Monday, March 03, 2014
				Rev 1.0 Sheet 8 of 46

JDIMM2 Reverse Type Near CPU


DDRAB_SDQ[0..63] <10.5>
 DDRAB_SDM[0..7] <10.5>
 DDRAB_SMA[0..15] <10.5>



+1.35V/+0.675VS OF DIMM1




VREF for DIMM1, 2




DIMM_A H:4mm
 <Address: 00>

Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	DDR3 SODIMM-I Socket
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Monday, March 03, 2014	Sheet	9 of 46	Rev 1.0

JDIMM1 Standard Type Near User




+1.35V/+0.675VS OF DIMM2



DIMM_B H:4mm
<Address: 10>


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B291P	1.0
Date: Monday, March 03, 2014				Sheet	10 of 46



AC Coupling Capacitor
 PCIe Gen3: Recommended value is 220 nF
 PCIe Gen1 and Gen2 only: Recommended value is 100 nF

No Use GPU Display Port output

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	JET/TOPAL(1/5) PCIe/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer		Rev	1.0
Date	Monday, March 03, 2014	Sheet	11	of	46









Resistor Divider Lookup Table

R_u (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

0402 1% resistors are required

Capacitor Divider Lookup Table

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11







Resistor Divider Lookup Table

R_u (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111


0402 1% resistors are required

Capacitor Divider Lookup Table


Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11



Memory ID	Memory Type	Configuration	Size	R5174	R5169	X76 P/N
000	SA000068U00	Samsung K4W2G1646E-8C1A	1GB	NC	4.75K	X7641338L31
001	SA000067500	Micron MT41J128M16JT-093G:K	1GB	8.45K	2K	X7641338L32
010	SA00006H400	Hynix H5TC2G63FFR-11C	1GB	4.53K	2K	X7641338L33
011	SA000068R00	Samsung K4W4G1646B-HC11	2GB	6.98K	4.99K	X7641338L34
100	SA000065D00	Micron MT41K256M16HA-107G:E	2GB	4.53K	4.99K	X7641338L35




+1.35VS to +1.35VGS




GPU_PWR_EN#
+1.35VGS arises after VGA_CORE


No Use GPU Display Port output



DP POWER	NC/DP POWER
AG15	DP_VDDPAG15
AG16	DP_VDDPAG16
AF16	DP_VDDPAG17
AG17	DP_VDDPAG18
AG18	DP_VDDPAG19
AF14	DP_VDDPAG14
AG20	DP_VDDC#AG20
AG21	DP_VDDC#AG21
AF22	DP_VDDC#AF22
AG23	DP_VDDC#AG23
AD14	DP_VDDC#AD14
AG14	DP_VSSR
AH14	DP_VSSR
AM14	DP_VSSR
AM16	DP_VSSR
AM18	DP_VSSR
AF23	DP_VSSR
AG23	DP_VSSR
AM20	DP_VSSR
AM22	DP_VSSR
AM24	DP_VSSR
AF19	DP_VSSR
AF20	DP_VSSR
AE14	DP_VSSR
AE11	NC#AE11
AF11	NC#AF11
AE13	NC#AE13
AF13	NC#AF13
K28	NC#K28
K32	NC#K32
L27	NC#L27
M25	NC#M25
N27	NC#N27
P28	NC#P28
P32	NC#P32
R27	NC#R27
T28	NC#T28
Y28	NC#Y28
U25	NC#U25
U2	NC#U2
Y32	NC#Y32
W26	NC#W26
X27	NC#X27
Y25	NC#Y25
Y28	NC#Y28
Y32	NC#Y32
AE10	NC#AE10
AE1	NC#AE1
AE3	NC#AE3
AG1	NC#AG1
AG6	NC#AG6
AH5	NC#AH5
AF10	NC#AF10
AG9	NC#AG9
AH8	NC#AH8
AM8	NC#AM8
AM6	NC#AM6
AG7	NC#AG7
AG11	NC#AG11
AE10	NC#AE10





**+1.8VALW TO +1.8VGS
+0.95VALW TO +0.95VGS
Load switch**



added on 9/28

+3VS to +3VS_VGA



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	JET/TOPAL(3/5)_PWR/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE CONTENTS DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	Rev	Date: Monday, March 03, 2014 Sheet 13 of 46	
	LA-B291P		.0		


+VGA_CORE	10uF	2.2uF	1uF	0.1uF
VDDC	TBD	7	16	4
VDDCI	3.5A			3

+0.95VGS	10uF	1uF	0.1uF	
PCIE_VDDC	1A	1	5(1@)	0
BIF_VDDC	0.8A	0	1(1@)	0
SPLL_VDDC	100mA	0	1	1

+1.35VGS	10uF	1uF	0.1uF	0.01uF
VDDR1	1.5A	5(3@)	5	0

+1.8VGS	10uF	1uF	0.1uF	
PCIE_PVDD	100mA	1	1	0
MPLL_PVDD	130mA	2	1	0
SPLL_PVDD	75mA	0	1	0
VDDR4	(300mA)	0	0	0
VDD_CT	13mA	0	1	0
+TSVDD	13mA	0	1	0
+DP_VDDR	1	1	0	
+DP_VDDC	0	1	1	

+3VGS	10uF	1uF	0.1uF	
VDDR3	25mA	0	1	0





- <16,17> M_DA[63..0] M_DA[63..0]
- <16,17> M_MA[15..0] M_MA[15..0]
- <16,17> M_DQM[7..0] M_DQM[7..0]
- <16,17> M_DQS[7..0] M_DQS[7..0]
- <16,17> M_DQS# [7..0] M_DQS# [7..0]

PX@ I2C ID

M_DA0	K27	GDDR5DDR3	GDDR5DDR3	K17	M_MA0
M_DA1	J29	DQAA0_0	MAA0_0/MAA_0	J20	M_MA1
M_DA2	H30	DQAA0_1	MAA0_1/MAA_1	G23	M_MA2
M_DA3	H30	DQAA0_2	MAA0_2/MAA_2	G23	M_MA3
M_DA4	G28	DQAA0_3	MAA0_3/MAA_3	G24	M_MA4
M_DA5	F28	DQAA0_4	MAA0_4/MAA_4	H24	M_MA5
M_DA6	F28	DQAA0_5	MAA0_5/MAA_5	J19	M_MA6
M_DA7	F30	DQAA0_6	MAA0_6/MAA_6	K19	M_MA7
M_DA8	C30	DQAA0_7	MAA0_7/MAA_7	G20	M_MA13
M_DA9	F27	DQAA0_8	MAA0_8/MAA_8	L17	M_MA15
M_DA10	A28	DQAA0_9	MAA0_9/MAA_9	L17	M_MA15
M_DA11	C28	DQAA0_10	MAA1_0/MAA_8	J14	M_MA8
M_DA12	E27	DQAA0_11	MAA1_1/MAA_9	K14	M_MA9
M_DA13	G26	DQAA0_12	MAA1_2/MAA_10	J11	M_MA10
M_DA14	D26	DQAA0_13	MAA1_3/MAA_11	J13	M_MA11
M_DA15	F26	DQAA0_14	MAA1_4/MAA_12	H11	M_MA12
M_DA16	A25	DQAA0_15	MAA1_5/MAA_BA2	G11	M_BA2
M_DA17	C25	DQAA0_16	MAA1_6/MAA_BA0	J16	M_BA0
M_DA18	E25	DQAA0_17	MAA1_7/MAA_BA1	L15	M_BA1
M_DA19	D24	DQAA0_18	MAA1_8/MAA_14	G14	M_MA14
M_DA20	E23	DQAA0_19	MAA1_9/RSVD	X16	
M_DA21	F23	DQAA0_20			
M_DA22	D22	DQAA0_21			
M_DA23	F21	DQAA0_22			
M_DA24	E21	DQAA0_23	WCKA0B_0/DQMA0_1	E30	M_DOM1
M_DA25	D20	DQAA0_24	WCKA0B_1/DQMA0_2	A21	M_DOM2
M_DA26	F19	DQAA0_25	WCKA0B_2/DQMA0_3	C21	M_DOM3
M_DA27	A19	DQAA0_26	WCKA1_0/DQMA1_0	E19	M_DOM4
M_DA28	D18	DQAA0_27	WCKA1B_0/DQMA1_1	D12	M_DOM5
M_DA29	F17	DQAA0_28	WCKA1_1/DQMA1_2	E3	M_DOM6
M_DA30	A17	DQAA0_29	WCKA1B_1/DQMA1_3	F4	M_DOM7
M_DA31	C17	DQAA0_30			
M_DA32	E17	DQAA0_31			
M_DA33	F16	DQAA1_0	EDCA0_0/QSA0_0	H28	M_DQS0
M_DA34	F15	DQAA1_1	EDCA0_1/QSA0_1	C27	M_DQS1
M_DA35	A15	DQAA1_2	EDCA0_2/QSA0_2	A23	M_DQS2
M_DA36	F14	DQAA1_3	EDCA0_3/QSA0_3	E19	M_DQS3
M_DA37	F13	DQAA1_4	EDCA1_0/QSA1_0	E15	M_DQS4
M_DA38	A13	DQAA1_5	EDCA1_1/QSA1_1	D10	M_DQS5
M_DA39	C13	DQAA1_6	EDCA1_2/QSA1_2	D6	M_DQS6
M_DA40	E11	DQAA1_7	EDCA1_3/QSA1_3	G5	M_DQS7
M_DA41	A11	DQAA1_8			
M_DA42	C11	DQAA1_9	EDCA0_0/QSA0_0B	H27	M_DQS#0
M_DA43	F11	DQAA1_10	EDCA0_1/QSA0_1B	A27	M_DQS#1
M_DA44	A9	DQAA1_11	EDCA0_2/QSA0_2B	C23	M_DQS#2
M_DA45	C9	DQAA1_12	EDCA0_3/QSA0_3B	C19	M_DQS#3
M_DA46	F9	DQAA1_13	EDCA1_0/QSA1_0B	C15	M_DQS#4
M_DA47	D8	DQAA1_14	EDCA1_1/QSA1_1B	E9	M_DQS#5
M_DA48	E7	DQAA1_15	EDCA1_2/QSA1_2B	C5	M_DQS#6
M_DA49	A7	DQAA1_16	EDCA1_3/QSA1_3B	H4	M_DQS#7
M_DA50	C7	DQAA1_17			
M_DA51	F7	DQAA1_18			
M_DA52	A5	DQAA1_19	ABDIA0_0/OA0	L18	VRAM_ODT0
M_DA53	E5	DQAA1_20	ABDIA1_0/OA1	K16	VRAM_ODT1
M_DA54	G3	DQAA1_21			
M_DA55	E1	DQAA1_22	CLKA0	H26	M_CLK0
M_DA56	G7	DQAA1_23	CLKA0B	H25	M_CLK#0
M_DA57	G6	DQAA1_24			
M_DA58	G1	DQAA1_25	CLKA1	G9	M_CLK1
M_DA59	G3	DQAA1_26	CLKA1B	H9	M_CLK#1
M_DA60	J6	DQAA1_27			
M_DA61	J1	DQAA1_28	RASA0B	G22	M_RAS#0
M_DA62	J3	DQAA1_29	RASA1B	G17	M_RAS#1
M_DA63	J5	DQAA1_30			
M_DA64	J5	DQAA1_31	CASA0B	G19	M_CAS#0
M_DA65	J5	DQAA1_31	CASA1B	G16	M_CAS#1
MVREFDA	K26	MVREFDA			
MVREFSA	J26	MVREFSA			
NCKJ25	J25	NCKJ25			
MEM_CALRP0	K25	MEM_CALRP0			
DRST	L10	DRST			
WEA0B	K8	WEA0B			
WEA1B	L7	WEA1B			

MEMORY INTERFACE





Place close to GPU (within 25mm)
and place component close to each other

Route 50ohms single-ended/100ohm diff and keep short debug only, for clock observation, if not need, DNI.


Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	JET/TOPAL(5/5)_MEM
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Size Document Number Custom LA-B291P Date: Monday, March 03, 2014 Sheet 15 of 46

DDR3L Memory Channel Rank 0:A0

- <15,17> M_DA[63..0] M_DA[63..0]
- <15,17> M_MA[15..0] M_MA[15..0]
- <15,17> M_DOM[7..0] M_DOM[7..0]
- <15,17> M_DQS[7..0] M_DQS[7..0]
- <15,17> M_DQS#[7..0] M_DQS#[7..0]





SINGLE RANK:RV102,RV103 install 40.2 ohm(SR@)
 DUAL RANK:RV102,RV103 install 80.6 ohm(DR@)






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	
				JET/TOPAL_DDR3L_A1 Rank 0	
				Size	Document Number
				Customer	LA-B291P
				Date	Monday, March 03, 2014
				Sheet	16 of 46
				Rev	1.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DDR3L Memory Channel Rank 0:A1



SINGLE RANK:RV139,RV140 install 40.2 ohm(SR@)
 DUAL RANK:RV139,RV140 install 80.6 ohm(DR@)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	
				JET/TOPAL_DDR3L_A2 Rank 0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-B291P
				Date	Monday, March 03, 2014
				Sheet	17 of 46

5

4

3

2

1

D

D

C

C

B

B

A

A



Title Reserved		
Size A	Document Number LA-B291P	Rev 1.0
Date:	Monday, March 03, 2014	Sheet 18 of 46

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title		
Reserved		
Size	Document Number	Rev
A	LA-B291P	1.0
Date:	Monday, March 03, 2014	Sheet 19 of 46

5


4

3


2

1







LCD POWER CIRCUIT






CMOS Camera




VGA LCD/PANEL BD. Conn.









Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	EDP CONN / Camera	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-B291P	Rev 1.0
			Date	Monday, March 03, 2014	Sheet 20 of 46



U25 have embeded ESD protection, and place it near CRT connector.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title CRT CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	LA-B291P	1.0
Date: Monday, March 03, 2014				Sheet	21	of 46



ESD protection needs to be placed near connector side


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN LA-B291P Rev 1.0
Size	C	Document Number	LA-B291P	Sheet 22 of 46
Date:	Monday, March 03, 2014	Sheet	22	of 46

HDD




ODD


ODD Power Control



FOR 15" SATA ODD FFC Conn.




FOR 14" SATA ODD Conn.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD Document Number LA-B291P Date: Monday, March 03, 2014
Size	C	Rev	1.0	Sheet 23 of 46


NGFF for WLAN / BT(Key E)

Support ISCT(Intel Smart Connect Technology)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF WLAN/BT	
Size	C	Document Number	LA-B291P	Rev	1.0
Date:	Monday, March 03, 2014	Sheet	24	of	46




3 Channel



REMOTE1,2+/-
Trace width/space:10/10 mil
Trace length:<8"





2 Channel





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EMC1403-2/FAN/Screw Hole
Size	C	Document Number	LA-B291P	Rev
Date:	Monday, March 03, 2014	Sheet	25	of 46

For Debug




KB For B15

KB For B14/E14



For B15




For B15/E14 TP module(100*50)

1	1	VCC
2	2	CLK
3	3	DAT
4	4	GND
5	5	L
6	6	R

For B14 TP module(84*42)

6	1	VCC
5	2	CLK
4	3	DAT
3	4	GND
2	5	L
1	6	R



For B14

Battery (Amber)
(B14/B15/E14)






CHG (Green)
(B14/B15/E14)




HDD (Green)
(B14/B15/E14)



DC-In LED (Green)
(B14/B15/E14)




Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				LA-B291P	Rev 1.0
				Date: Monday, March 03, 2014	Sheet 26 of 46




Vcc	3.3V +/- 5%				
R1562	100K +/- 5%				
Board ID	R1564	VAD_BID min	VAD_BID tYP	VAD_BID max	
0	0	0 V	0 V	0 V	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	EVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	
				EC-Nuvoton 288N	
				Document Number	LA-B291P
				Date	Monday, March 03, 2014
				Sheet	27 of 46
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					


Finger Print



USB2.0_Port




ESD




ESD protection needs to be placed near connector side



USB3.0_Port



Place TX AC coupling Cap (C843~C850). Close to connector






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title
				USB Port/FP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number LA-B291P
				Rev 1.0
				Date: Monday, March 03, 2014 Sheet 28 of 46













	1.0 V source	LL1	CL16, CL17	CL9, CL10	RL11	CL15
SA00005700	RTL8111G	LDO	X	X	X	O
	-RTL8111G	External	X	X	X	O
	RTL8111GS/ RTL8111GUS/ RTL8106EUS	SWR	O	O	O	X
SA00006500	RTL8106E	LDO	X	X	X	X

Please refer to the table above when using different 1.0V supply source.
For RTL8111GS, RTL8111GUS, RTL8106E and RTL8106EUS, External 1.0V Supply Is Not Permitted.





RJ-45 CONN.






ESD protection needs to be placed near connector side

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	HD Audio Codec ALC233			
Size	Document Number	Rev		1.0
C	LA-B291P			
Date:	Monday, March 03, 2014	Sheet	30	of 46




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Card Reader RTS5229
Size	C	Document Number	LA-B291P	Rev
Date:	Monday, March 03, 2014	Sheet	31	of 46


+5VALW TO +5VS
+3VALW TO +3VS
Load switch






+1.8VALW TO +1.8VS
+0.95VALW TO +0.95VS
Load switch




+1.5VS discharge circuit only for Beema
only 1.5VS from PWR



only for Beema




Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B291P
Date: Monday, March 03, 2014				Rev 1.0 Sheet 32 of 46




ADP_ID		
AC Adapter	90W	65W
R(K ohm)	open	10
ADP_ID(V)	3.3	1.65
Detection voltage	>2.64	1.32~1.98

RTC Battery

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title Power Map
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B291P Rev 1.0
Date:	Monday, March 03, 2014	Sheet	33	of 46



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title
				PWR- BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B291P
				Rev
				1.0
Date: Monday, March 03, 2014				Sheet 34 of 46



Need EC write ChargeOption() bit[8]=0 to disable iFAULT_HI function.

ACDET

3 CELL: PR312 = 64.9k	Typ	Worst
L => H	16.896V	17.065V
H => L	16.509V	16.199V
4 CELL: PR312 = 59.0k	Typ	Worst
L => H	18.346V	18.529V
H => L	17.925V	17.589V

Make sure there is pull high for SMB on HW side!

Make sure this pull high Voltage is same with EC VCC

Battery out function just for C38/A39 only, other customers please remove PQ313, PQ314, PR310, PR326

****Design Notes****
 Maximum Charging current 2.0A
 Battery discharge power 55W.
 #Register Setting
 1. 0X12 bit8 set 0 (default 1) to disable IFAULT HI if add ISN choke
 2. 0X12 bit3 set 1 (default 0) to enable turbo boost function
 3. 0X12 bit[12:11] set 00 (default 11) to set BAT
 Depletion Comparator Threshold
 Falling Threshold = 59.19% of voltage regulation limit (~2.486V/cell)
 4. Disable turbo when AC only
 #Circuit Design
 1. Make sure there is pull high for SMB on HW side
 2. Use 10X10 choke and 3X3 H/L side MOSFET
 Charge current 2.0A
 Power loss : 1.82W
 Power density : 0.81 (15X15)
 3. If use 4S per cell 4.35V battery, need change PR313 to 59K for ACDET setting)
 4. For hybrid design, need double check PQ301, PQ302, PQ303, PQ309 component rating
 #Protect function
 1. ACOPV : ACDET voltage > 3.15V
 2. Charger timeout : No communication within 175s(default)
 3. ACOC : 3.33 X Input current DAC setting(default)
 4. CHGOCP : 3/4.5/6A based on current setting
 5. BATOVP : 104%
 6. BATLOWV : 2.5V
 7. TSHUT : 155C
 8. IFAULT HI : 750mV (default)
 9. IFAULT LOW : 135mV (default)

Module model information
 BQ24737_V1.mdd for dual layer


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-B291P
				Rev
				1.0
				Date: Monday, March 03, 2014
				Sheet 35 of 46

Module model information
SY8208E_V2.mdd

EN1 and EN2 don't floating

Change 3V5V_EN to 3VALW_EN

ENLDO_3V5V



<38,39> 3V/5VALW_PG

Check pull up resistor of SPOK at HW side

3.3V LDO 150mA~300mA

Vout is 3.234V~3.366V

TDC=6A

<27> EC_ON

<27> VCOUT0_MAIN_PWR_ON


<34> MOS_OTP



EN1 and EN2 don't floating

Vout is 4.998V~5.202V

TDC=6A



5V_VCC

5V LDO 150mA~300mA



Module model information
SY8208C_V2.mdd


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B291P
				Rev
				1.0
Date: Monday, March 03, 2014				Sheet 36 of 46

Module model information

RT8207M_v1.mdd For Single layer
RT8207M_v2.mdd For Dual layer

Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.

0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A




Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	PWR+1.35VP/+0.675VS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Rev	
Custom	LA-B291P	Monday, March 03, 2014		1.0	
Date				Sheet 37 of 46	

Module model information

SY8208D_V2.mdd

EN pin don't floating
If have pull down resistor at HW side, pls delete PR2



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high


Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC15

$V_{FB} = 0.6V$
 $V_{out} = 0.6V * (1 + R_{up}/R_{down})$
 $V_{out} = 0.95V$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	PWR- +0.95VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	LA-B291P	Rev	1.0
Date:	Monday, March 03, 2014	Sheet	38	of	46

Module model information


SY8003_V2.mdd



Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

Ultra Low Dropout 0.23V(typical) at 3A Output Current




Module model information

APL5930_V2.mdd


$$V_{out} = 0.8V * (1 + R_{up}/R_{down})$$

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	PWR- +1.8VALW/ +1.5VS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	LA-B291P		Rev	1.0
Custom	Date:	Monday, March 03, 2014	Sheet	39	of 46




Module model information
 ISL62771_V1A.mdd for IC portion
 ISL62771_V1B.mdd for SW portion

+VGA_CORE
 AMD JET LE
 TDC 26A
 EDC 30A




GPU 15W setting


PR931=536 ohm, PR924=1K ohm, PC925=0.1uF,
 PR944 = 0 ohm, PR920=10K ohm
 PC961 @, PC962 @, PR938 @ and PR939 @
 while PR931=536 ohm to set OCP for GPU 15W application.



Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Compal Electronics, Inc. PWR- +VGA_CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET AND THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	LA-B291P		Rev
Date	Monday, March 03, 2014	Sheet	41	of 46



Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Compal Electronics, Inc. PWR DCIN / RTC Battery
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number LA-B291P
Date:	Monday, March 03, 2014	Sheet	42 of 46	Rev 1.0



MODEL NAME:
 PCB NAME:
 REVISION:
 DATE: 2014/03/03

COMPAL CONFIDENTIAL

Security Classification	Compal Secret Data		Title	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Compal Electronics, Inc. Power Sequence Block
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FEEDBACK CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number LA-B291P Rev 1.0
Date: Monday, March 03, 2014				Sheet 43 of 46