


R7X AMD SYSTEM DIAGRAM


01




PROJECT : R7X
Quanta Computer Inc.



+3V
Q



APU_PWRGD have pull up 300ohm
to +1.5V on page 4



		BOOT VOLTAGE	
SVC	SVD	VFIX +VDD =VCC/GND	VFIX +VDD =OPEN
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.0
1	1	0.8	0.8











Size Custom	Document Number APU 1/4(PCIE/UMI/GPP/HDT)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 2 of 43	



APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V




Richland APU



PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number APU 4/4(Power/GND)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 5 of 43	



Place these PICE AC coupling cap close to FCH

TO LAN

TO LAN

Pure UMA can remove

Note: CLK_FCH_SRCF/N is 100MHz SSC
 Note: CLK_PCIE_TRAVISF/N is 100MHz non-SSC
 Note: CLK_DP_NSSCF/N is 100MHz non-SSC
 Note: CLK_APU_HCLKF/N is 100MHz SSC
 Note: CLK_PCIE_VGAP/N is 100MHz SSC
 Note: GPP_CLK(0:8)/P/N is 100MHz SSC capable

PV change to shortpad


Bolton M3


BOLTON-M3

Part 1 of 5

PCI EXPRESS
INTERFACES


CLOCK
GENERATOR







PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



This circuit is for switch DAC and UMI analog power

mA Max

C888 C892

2.2U/6.3V_4 0.1U/10V_4

$$-ZZ^T Y - N(ZZ^T, Z A)$$

H_VDDAN_33_DAC_R +FCH_VDDPL_33_MLDAC

R561 *0.8/S

C582 C894

2.2U/6.3V_4 0.1U

233 mA Max

221Y-N(220,2A)

.....

PROJECT : R7X


Quanta Computer Inc.

Document Number	ECN 45 (POWER)
-----------------	----------------

Tuesday, March 12, 2013 Sheet 9 of 43

STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



REQUIRED STRAPS

		PCI_CLK1		PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH		ALLOW PCIe Gen2 DEFAULT		USE DEBUG STRAP	non-Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW		FORCE PCIe Gen1		IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED

DEBUG STRAPS


10

FCH has 15K Internal Pull Up for PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT




FCH_PWRGD




PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number FCH 5/5(Strap &PWRGD)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 10 of 43	







2,4,6,8,9,10,11,12,22,23,24,25,26,27,29,30,31,32,33,41,42,43
15,17,18,43

+3V
+1.0V_VGA




PROJECT : R7X
Qanta Computer Inc.

Size Custom Document Number **SUN_PCIE_Interface** Rev 1A
Date: Tuesday, March 12, 2013 Sheet 13 of 43

Capacitor Loadup Table		Resistor Divider Lookup Table		
C (pF)	Bits(5,4)	R _{pu} (Ohm)	R _{pd} (Ohm)	Bits(3,2,1)
680	00	NC	4750	000
82	01	8450	2000	001
10	10	4530	2000	010
NC	11	6980	4990	011
		4530	4990	100
		3240	5620	101
		3400	10000	110
		4750	NC	111

PS_0[3:1]	romidc[2:0]	Memory aperture size or ROM type select: If bios_rom_en = 0, romidc[2:0] define memory aperture size If bios_rom_en = 1, romidc[2:0] define ROM type	xxx	gpio_13 gpio_12 gpio_11
PS_0[4]	n/a	Reserved	1	gpio_10
PS_1[1]	bif_gen3_en_a	Gen3 Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported	x	gpio_2
PS_1[2]	bif_clk_pm_en	PCIe CLK PM capability: 1 = CLKREQ# supported	x	gpio_8
PS_1[3]	n/a	Reserved	x	gpio_10
PS_1[4]	tx_pwrn_enb	PCIe Tx power savings: 0=50% swing, 1=full swing	x	gpio_2
PS_1[5]	tx_deemph_en	PCIe Tx de-emphasis: 1=Tx de-emphasis enabled	x	gpio_1
PS_1[1]	n/a	Reserved		
PS_2[2]	n/a	Reserved		n/a
PS_2[3]	bios_rom_en	Enable external BIOS ROM: 1=External ROM connected	x	gpio_22
PS_2[4]	vga_dis	VGA disable: 1=Disable the GPU as the system's VGA controller	0	gpio_9
PS_2[5]	n/a	Reserved		n/a
PS_3[1]	MEM_Vendor_ID	MEM_Vendor_ID	0	n/a
PS_3[2]	MEM_Vendor_ID	MEM_Vendor_ID	0	n/a
PS_3[3]	MEM_Vendor_ID	MEM_Vendor_ID	0	n/a
PS_3[5]	aud_port_cap[2]	3-bt field indicating number of audio-capable display outputs	xxx	n/a
PS_3[4]	aud_port_cap[1]			
PS_3[0]	aud_port_cap[0]			

BIT5 => BIT1	
PS0	=> 11001
PS1	=> 11001
PS2	=> 00000
PS3	=> 11011







PS3 ID3-ID11	ID	Memory Type	Configuration	Row x Col x Bank bits	Channel Size
000	0				
001	1				
010	2				
011	3				
100	4				
101	5				















PCI RTN1=RTN1 (3/0)	Vendor	Vendor P/N	QCI P/N (TOP B/S)
011	Rylink	128Mx16 *4 HS7C4G63APR-11C	AKDSMDGTW02
012	Microc	128Mx16 *4 MT1129M16C-0393G-K	AKDSMDST116
101	Samsung	128Mx16 *4 K4W2G1646E-BC1A	AKDSMDGT354
Only for Test			
PCI RTN1=RTN1 (3/0)	Vendor	Vendor P/N	QCI P/N
000	Rylink	256Mx16 *4 HS7C4G63APR-11C	AKDSF6GWN70
001	Microc	256Mx16 *4 MT1125M16C-0393G-E	AKDSF6GWN70
002	Samsung	256Mx16 *4 K4W2G1646E-BC1A	AKDSF6GWN70


Samsung 2GB VRAM	AKD5MG0T535	K4W2G1646E-EC1A
Samsung 4GB VRAM	AKD5P2ZDT051	K4W4G1646E-HC1A
Hynix 2GB VRAM	AKD5N2ZDT005	H5TC2G58FFR-11C
Hynix 4GB VRAM	AKD5PQVTW08	H5TC4G63AFR-11C
Microon 2G VRAM	AKD5MG5TL107	WT41J128H16JT-093C:K
Microon 4G VRAM	AKD5P5STL107	WT41J256H16HA-093C:E





For Mars: Stuff Ra, Rc=> VDDC 1.1V
For Themis: Stuff Ra, Rb, Na Rc=> VDDC 1.0V



For Mars/ Sun
Change La, Lb
Bead to 0 ohm




Memory Type	
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to X0_IN, and 100-MHz (3.3 V) oscillator connected to X0_IN2. (By default, this clock should not be spread since internal spreading is used.)




Mars/Sun AG22 is nc pin


13,17,18,43 +1.0V_VGA +1.0V_VGA
14,17,18,25,43 +1.8V_VGA +1.8V_VGA



CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	0
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	1
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512kbit M25P05A (STD) 101 - 1Mbit M25P10A (STD) 101 - 4Mbit M25P40 (STD) 101 - 8Mbit M25P80 (STD) 100 - 512kbit Fm25LV512 (Chingis) 101 - 1Mbit Fm25LV010 (Chingis)	001
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	0
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled Reserve for future ASIC	1
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE- ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	111





Power Up/Down Sequence




PROJECT : R7X
Quanta Computer Inc.


Size	Document Number	Rev
Custom	SUN_LVDS / STRAP	1A
Date: Tuesday, March 12, 2013 Sheet 16 of 43		







CHANNEL A: 256MB/512MB DDR3



PROJECT : R7X
Quanta Computer Inc.

Rev Custom Document Number VRAM-A (DDR3 BGA96) Rev 3A
Date Tuesday, March 12, 2013 Sheet 20 of 43

EDDID EEPROM


VCC

DP2LVDS VCC


HPD

<=100ms


Reserve






SMBUS



DB change from SMB_PCH_CLK/DAT to SMB_RUN_CLK/DAT



keep 80 Mile Trace



Pine 18: keep 80 Mile Trace

RTD2136 Dual Channel only

EDP_AUXN_R 23
EDP_AUXP_R 23
EDP_TXP0_R 23
EDP_TXN0_R 23
EDP_TXP1_R 23
EDP_TXN1_R 23

EDP_HPDI 2136
100K/F_4

EDP_AUXN 2136
EDP_AUXP 2136
EDP_TXP0 2136
EDP_TXN0 2136
EDP_TXP1 2136
EDP_TXN1 2136

EDIDDATA_2136
EDIDCLK_2136
SDAT_2136
SCLK_2136

EDIDDATA_2136
EDIDCLK_2136
SDAT_2136
SCLK_2136

EDIDDATA_2136
EDIDCLK_2136
SDAT_2136
SCLK_2136

IC底部需接GND VIA*9

Use 1% Res on R5553

Pine 20: keep 80 Mile Trace

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136


DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136

DISP_ON_2136
DPST_PWM_2136



L69: need use CV-4709MN00 for Vendor suggestion




PROJECT : R7X
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LVDS converter RTD2136	1A
Date: Tuesday, March 12, 2013	Sheet 22 of 43	


LID Switch




SI change to 47Ω bead, BLM18BA470SN1D
for solve CRT rise/fall time issue



HOLE




PCH BKT




Nut PN:MBBU2005010


CPU	BKT
0	0
1	0
2	0
3	0
4	0
5	0
6	0
7	0
8	0
9	0
10	0
11	0
12	0
13	0
14	0
15	0
16	0
17	0
18	0
19	0
20	0
21	0
22	0
23	0
24	0
25	0
26	0
27	0
28	0
29	0
30	0
31	0
32	0
33	0
34	0
35	0
36	0
37	0
38	0
39	0
40	0
41	0
42	0
43	0
44	0
45	0
46	0
47	0
48	0
49	0
50	0
51	0
52	0
53	0
54	0
55	0
56	0
57	0
58	0
59	0
60	0
61	0
62	0
63	0
64	0
65	0
66	0
67	0
68	0
69	0
70	0
71	0
72	0
73	0
74	0
75	0
76	0
77	0
78	0
79	0
80	0
81	0
82	0
83	0
84	0
85	0
86	0
87	0
88	0
89	0
90	0
91	0
92	0
93	0
94	0
95	0
96	0
97	0
98	0
99	0



VGA BKT



THERMAL BKT



KB lock




SI add

MV add




Size Custom	Document Number CRT,Hole	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 24 of 43	


Green CLK Circuitry





PV add



DISCRETE HDMI I2C SELECT Close to HDMI Connector




EMI request



PROJECT : R7X
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HDMI	1A
Date: Tuesday, March 12, 2013	Sheet 25 of 43	



SP1	SD D1	
SP2	SD D0	MS D1
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD WP	MS BS


Share Pin

Reserve for EMI



Signal	Pin	Level
SD D0	EC27	1"5.6P/16V 4
SD D1	EC26	1"5.6P/16V 4
SD D2	EC29	1"5.6P/16V 4
SD D3	EC28	1"5.6P/16V 4

The diagram shows four horizontal signal lines. From top to bottom, they are labeled SD D0, SD D1, SD D2, and SD D3. Each line is connected to a specific pin: EC27, EC26, EC29, and EC28. To the right of each pin connection, there is a label "1"5.6P/16V 4. At the far right end of each line, there is a ground symbol (a horizontal line with a vertical line and a diagonal line). The ground symbols are aligned vertically.

SD / MMC
CARD READER




Touch Screen Connector




PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number RTS5229 & CR SOCKET	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 26 of 43	


Close to PIN1




TO Digital MIC





Close to Pin 9




Close to Pin 34,35,36




PD#




>40mils trace



Analog








DB swap HPOUT_R/L




Close to Pin 13




Keep L_SPK+/-, and R_SPK+/- trace width 30 mil least

Close to CODEC
Speaker 4 ohm: 40mils2,4,6,8,9,10,11,12,22,23,24,25,26,29,30,31,32,33,41,42,43
2,4,22,23,32,38,41+5V
+3V
+1.5VCheck layout
mount locationClose to CODEC
place to near U37 or under U37.PROJECT : R7X
Quanta Computer Inc.


Size Custom	Document Number Azalia ALC3227	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 27 of 43	

[illegible]

For EMI 0 ~ 22 ohm




Power trace Layout 宽度 > 60mil

For GbE
Stuff La, Ca, CbFor 10/100
NA: La, Ca, Cb

For GbE

* Place Cc, Cd, Ce, Cf
close to each VDD10 pin-- 3, 8, 22, 30

For 10/100 NA Ce, Cf

* Place Cc, Cd
close to each VDD10 pin-- 8, 30 only,

For GbE

* Place Cg close to each VDD10 pin-- (reserve)

For 10/100


* Place Cf close to each VDD10 pin-- (reserve)

For 10/100

* Stuff Ce and Cf only, close to each VDD33 pin-- 23, 32

For GIGA

* Stuff Ca and Cb only, close to each VDD33 pin-- 11, 32



* Place Cc and Cd close to each VDD33 pin-- 23, 32

For GIGA
Stuff Cc, Cd


For 10/100

NA: Cc, Cd


Remove For Not Using SWR mode

2,4,6,8,9,10,11,12,22,23,24,25,26,27,30,31,32,33,41,42,43
25,41+3V
+3VLANVCC



LAN conn & Right SIDE USBX1




KEYBOARD Con.







SATA_LED




PWR_LED




KEYBOARD PULL-UP



POWER BOTTON CONNECT




TOUCH PAD Con.



PROJECT : R7X
Quanta Computer Inc.


Size	Document Number	Rev
Custom	LED/KB/SW/TP	1A
Date:	Tuesday, March 12, 2013	Sheet 30 of 43

CPU FAN






SATA HDD CONNECTOR

31




SATA ODD CONNECTOR



PROJECT : R7X
Quanta Computer Inc.


Size Custom	Document Number HDD/ODD/FAN	Rev 1A
Date: Tuesday, March 12, 2013		Sheet 31 of 43

Mini PCI-E Card 1 WLAN




Accelerometer Sensor



PV change to shortpad





PROJECT : R7X
Quanta Computer Inc.

Size	Document Number	Rev
Custom	MINI_PCIE_CONN & G-sensor	1A
Date:	Tuesday, March 12, 2013	Sheet 32 of 43





Size Custom	Document Number 3/5VS5 (NB670/NB671)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 35 of 43	




+VIN	23,34,35,37,39,40,41,42,43
+2.5V	5
+3VSS	4,6,8,9,10,25,32,33,35,38,41,43
+5VSS	28,29,35,37,38,39,40,41,42,43
+1.1VSS	9,41
+5VPCU	34,35




PROJECT : R7X
Quanta Computer Inc.


Size Custom	Document Number +1.1VSS (AOZ1237)/2.5V	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 36 of 43	




PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number +1.2V (AOZ1237)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 37 of 43	






CPU CORE Volt
 Countinue current:36A
 Peak current:50A
 OCP minimum:60A



VDDNB Volt
 Countinue current:25A
 Peak current:33A
 OCP minimum:40A





Size Custom	Document Number DDR3L(TPS51216)	Rev 1A
Date:	Tuesday, March 12, 2013	Sheet 40 of 43




Size Custom	Document Number Dis-charge IC (SLG55448V)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 41 of 43	

 +VGA_CORE 17,43

423

PWRCNTL5	PWRCNTL4	PWRCNTL3	PWRCNTL2	PWRCNTL1	V-CORE
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V
1	1	1	0	0	0.800V

Default




Mars (25W)

+VGA_CORE
Continue current: 25A
Peak current: 30A
OCP minimum: 33A
I-L: 0mV/A







PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number +VGACORE (NCP3218G)
Date: Tuesday, March 12, 2013	Sheet 42 of 42



R2 Value	P/N	1.0V_VGA
10K	CS31002FB26	1.0V
11.3K	CS31132FB07	0.95V



PROJECT : R7X
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.0V_VGA/1.8V_VGA/3V_VGA	1A
Date: Tuesday, March 12, 2013	Sheet 43 of 43	